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Abstract
As timing is a major property of hard real-time, proving timing correctness
is of utter importance. A static timing analysis derives upper bounds on
the execution time of tasks, a scheduling analysis uses these bounds and
checks if each task meets its timing constraints.
In preemptively scheduled systems with caches, this interface between
timing analysis and scheduling analysis must be considered outdated. On
a context switch, a preempting task may evict cached data of a preempted
task that need to be reloaded again after preemption. The additional
execution time due to these reloads, called cache-related preemption delay
(CRPD), may substantially prolong a task’s execution time and strongly
influence the system’s performance.
In this thesis, we present a formal definition of the cache-related pre-
emption delay and determine the applicability and the limitations of a
separate CRPD computation.
To bound the CRPD based on the analysis of the preempted task, we
introduce the concept of definitely cached useful cache blocks. This new
concept eliminates substantial pessimism with respect to former analyses
by considering the over-approximation of a preceding timing analysis.
We consider the impact of the preempting task to further refine the
CRPD bounds. To this end, we present the notion of resilience. The
resilience of a cache block is a measure for the amount of disturbance of
a preempting task a cache block of the preempted task may survive.
Based on these CRPD bounds, we show how to correctly account for the
CRPD in the schedulability analysis for fixed-priority preemptive systems
and present new CRPD-aware response time analyses: ECB-Union and
Multiset approaches.
iii

Zusammenfassung
Da das Zeitverhalten ein Hauptbestandteil harter Echtzeitsysteme ist,
ist das Beweisen der zeitlichen Korrektheit von großer Bedeutung. Eine
statische Zeitanalyse berechnet obere Schranken der Ausführungszeiten
von Programmen, eine Planbarkeitsanalyse benutzt diese und prüft ob
jedes Programm die Zeitanforderungen erfüllt.
In präemptiv geplanten Systemen mit Caches, muss die Nahtstelle zwis-
chen Zeitanalyse und Planbarkeitsanalyse als veraltet angesehen werden.
Im Falle eines Kontextwechsels kann das unterbrechende Programm Cache-
daten des unterbrochenen Programms entfernen. Diese Daten müssen
nach der Unterbrechung erneut geladen werden. Die zusätzliche Aus-
führungszeit durch das Nachladen der Daten, welche Cache-bezogene
Präemptions-Verzögerung (engl. Cache-related Preemption Delay (CR-
PD)) genannt wird, kann die Ausführungszeit des Programm wesentlich
erhöhen und hat somit einen starken Einfluss auf die Gesamtleistung des
Systems.
Wir präsentieren in dieser Arbeit eine formale Definition der Cache-
bezogene Präemptions-Verzögerung und bestimmen die Einschränkungen
und die Anwendbarkeit einer separaten Berechnung der CRPD.
Basierend auf der Analyse des unterbrochenen Programms präsentieren
wir das Konzept der definitiv gecachten nützlichen Cacheblöcke. Ver-
glichen mit bisherigen CRPD-Analysen eleminiert dieses neue Konzept
wesentliche Überschätzung indem die Überschätzung der vorherigen Zeit-
analyse mit in Betracht gezogen wird.
Wir analysieren den Einfluss des unterbrechenden Programms um die
CRPD-Schranken weiter zu verbessern. Hierzu führen wir das Konzept
der Belastbarkeit ein. Die Belastbarkeit eines Cacheblocks ist ein Maß für
die Störung durch das unterbrechende Programm, die ein nützlicher
Cacheblock überleben kann.
Basierend auf diesen CRPD-Schranken zeigen wir, wie die Cache-
bezogene Präemptions-Verzögerung korrekt in die Planbarkeitsanalyse
v
für Systeme mit statischen Prioritäten integriert werden kann und präsen-
tieren neue CRPD-bewußte Antwortzeitanalysen: die ECB-Union und
die Multimengen-Ansätze.
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Chapter 1
Introduction
Safety doesn’t happen by accident.
Unknown
In our everyday life, we are surrounded by small computer systems,
embedded into larger devices such as cars, trains, airplanes, but also
mobile phones, washing machines and refrigerators. Most of these embed-
ded computers are real-time systems, i.e., they are subject to real-time
constraints. Correctness of such systems does not only depend on the
correct result of the computation, but also on the timeliness of the result.
An airbag controller, for instance, has not only to decide whether or not
to inflate the airbag, but has to do so before the driver’s head bangs on
the steering wheel. A drive-by-wire system is not allowed to introduce
long delays, but must translate the driver’s steering motion and pass it
to the wheels in time. A flight control system must quickly compensate
external disturbances to prevent stalls and thus to keep the airplane in
stable flight. Railroad signalling, pacemakers, monitoring in a nuclear
power plant... This list can be extended to plenty of other areas and
examples.
Real-time systems are divided into soft and hard real-time systems
depending on whether a single deadline miss is tolerable (soft) or is
considered a complete failure (hard). As timing behavior is a major
property of such systems, proving timing correctness is of utter importance
during the development process. Functionality of an embedded system
1
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is typically implemented by a set of tasks distributed to the available
hardware and processing units. Proving timing correctness of the complete
systems is thus traditionally a two-step approach:
1. deriving bounds on the execution times of tasks in isolation, and
2. distributing tasks to the available resources (e.g. processing units)
guaranteeing that all tasks comply with their timing constraints.
Common denomination for theses steps are timing analysis and scheduling
analysis.
Timing Analysis can either be static or dynamic. Which one to apply
depends on the criticality of the system. Dynamic timing analysis, also
known as measurement-based approach, explores a task’s execution time
for varying inputs and initial processor states. As exhaustive measurement
is usually infeasible, it is unlikely that the actual best-case or worst-case
execution time will be encountered. Hence, dynamic timing analysis does
not provide guaranteed bounds on the execution times but only educated
guesses. It is thus used for soft real-time systems or systems with less
stringent timing constraints.
Static timing analysis employs an abstract model of the hardware to
characterize the timing behavior of a task. It derives bounds on the
execution time without any concrete execution of a task but based on
the abstract model. A static timing analysis is required to be safe, i.e.,
execution time bounds must be conservative and is demanded to be precise,
i.e., execution time bounds should be as close as possible to the actual
best-case or worst-case timing behavior. In contrast to measurement-
based approaches, static timing analyses can provide guaranteed bounds
(assuming a sound abstract hardware model). It is thus more apt for hard
real-time systems.
Scheduling Analysis determines if each task complies with its timing
constraints when scheduled according to a predefined scheduling pol-
icy. Timing constraints are typically defined by a task’s period and a
task’s deadline, both determined by the physical environment. Tasks are
scheduled either preemptively, i.e., task’s execution can be temporarily
interrupted, or non-preemptively, i.e., once started each task runs to com-
pletion. Preemptive schedules are potentially more powerful in the sense
that some task sets are only schedulable preemptively. Tasks with short
deadlines—such as interrupts—usually can not postpone their execution
until the completion of the currently running task.
2
1.1. Contributions of this Thesis
An important class of schedulers are priority driven schedulers where
each task is assigned (either statically or dynamically) a priority. The
scheduler always executes the task with the highest priority among all
currently available tasks.
Traditional Interface
Traditionally, the complete interface between timing analysis and
scheduling analysis is given by bounds on the tasks’ execution times.
Other input to the scheduling analysis—such as deadlines or periods of
tasks—are dictated by the system’s environment and bypass the timing
analysis. However, this interface is inherently pessimistic and can be
considered outdated for modern hardware architectures. Since the advent
of caches in embedded real-time systems, history-sensitive architectural
components go beyond the scope of a task. This holds especially for
preemptively scheduled systems. On a task preemption or context switch,
the preempting task disrupts the current processor state and may evict
useful cached data of the preempted task. After preemption, the execution
time of the preempted task strongly depends on whether previously cached
data is still resident in cache. The additional execution time due to
preemption is denoted context switch costs and the portion of the context
switch costs caused by additional cache reloads cache-related preemption
delay.
Recent studies show a substantial increase of the execution times
due to preemption [10, 14, 78]. Ignoring these costs is thus not an
option as it leads to optimistic results. Instead, most scheduling analyses
assume that the execution time bound already accounts for the additional
context switch costs—as proposed in the seminal paper by Liu and
Layland [53] that laid the foundation of the scheduling theory. This
assumption however is inherently pessimistic for cached systems: A sound
upper bound on the execution time must conservatively account for each
scheduling scenario and each possible number of preemptions.
1.1. Contributions of this Thesis
This thesis advocates a different approach to the analysis of preemptively
scheduled hard real-time systems: Precise modelling and computa-
tion of the context switch costs. Instead of limiting the interface
between timing and scheduling analysis to a single scalar value (upper
bound on the execution time), we propose to extend timing analysis to
3
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compute precise preemption costs and to integrate these costs into the
scheduling analysis.
The first scheduling analysis explicitly considering preemption costs has
been proposed by Busquets-Mataix et al. [18] (based on the assumption
that each cache entry must be reloaded). This model has been refined
by Lee et al. [49] by computing the worst-case impact on the preempted
task, by Tomiyama et al. [90], and later Tan et al. [86] by considering
preempting and preempted tasks.
We contribute to this line of research in the following ways and aspects:
Formal Model of the Cache-Related Preemption Delay
We provide a formal definition of the cache-related preemption delay.
Advantages of this model are twofold: First, we are able to base all
subsequent analyses on solid ground and prove the correctness of the
proposed CRPD analyses. Second, we provide a clear identification
of the applicability and the limitations of a separate computation of
the context switch costs. We show that in contrast to prior beliefs,
context switch costs of a single preemption can be unbounded in
case of certain cache replacement policies and hardware features.
Concept of Definitely-Cached Useful Cache Blocks
We identify substantial pessimism in the first analysis of the context
switch costs based on the preempted task and propose a new preciser
model using the concept of definitely-cached useful cache blocks (DC-
UCBs). A useful cache block is a memory that is i) cached prior to
a program point and ii) reused afterwards. In case of preemption
at this program point, only useful cache blocks have to be reloaded
and thus can increase the execution time. We improve on the
basic concept by considering possible pessimism of the preceding
timing analysis that derives an upper bound on the execution
time. Furthermore, we prove the correctness of this new model
and propose a static program analysis (based on the framework of
abstract interpretation) to derive the set of DC-UCBs.
Resilience Analysis
We improve the bound on the cache-related preemption delay by
considering the cache usage of the preempting task. This is especially
problematic for set-associative caches. First we show that previous
analyses for this setting are unsound and possibly optimistic. We
then correct these bounds and present a new, precise, and sound
CRPD analysis for set-associative caches. To this end, we introduce
the notion of resilience. The resilience of a useful cache block is a
4
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metric for the amount of disturbance by preempting tasks a useful
cache block may suffer without causing an additional cache reload
due to preemption. We also prove the correctness of this concept
and provide a static program analysis to compute the resilience of
the cache blocks.
CRPD-Aware Response Time Analysis
We show how to incorporate bounds on the cache-related preemp-
tion delays in the scheduling analysis for fixed-priority preemptive
schedules. Nested preemption requires particular attention. A pre-
empting task may not only evict cache blocks of one task but of
all nestedly preempted tasks. Vice versa, a preempted task may
suffer eviction not only by the directly preempting task but also by
tasks preempting the preempting task. We first provide a thorough
review of the existing approaches and then present a new and pre-
ciser analysis: the so-called ECB-Union. The new analysis derives
upper bounds on the effect of all preempting tasks to the preempted
task. In addition, we show how to eliminate spurious preemption
scenarios to improve the schedulability results even further. We
also present how to correctly consider mutual exclusive access to
shared resources when considering CRPD explicitly.
1.2. Structure
The thesis is structured as follows: We introduce the framework of abstract
interpretation (on which we base all program analyses) in Chapter 2.
Chapter 3 provides further background needed for the understanding
of this thesis. The formal model and explanation of the context switch
costs and the cache-related preemption delay are given in Chapter 4 and
an overview of the related work in Chapter 5. Chapter 6 presents the
concept and the analysis of definitely-cached useful cache blocks, Chapter 7
the resilience analysis, and Chapter 8 the CRPD-aware schedulability
analyses. An evaluation of the new approaches can be found in Chapter 9
and Chapter 10 concludes this thesis.
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• Claire Burguière, Jan Reineke, and Sebastian Altmeyer. Cache-
related preemption delay computation for set-associative
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Chapter 2
Abstract Interpretation
All exact science is dominated by the
idea of approximation.
Bertrand Russell (1872 - 1970)
A program execution can be seen as a transformation of one state to
another. The semantics of a program defines a) the set of states and b)
how the program transforms a given state. Static program analysis [66]
argues about certain properties of these states occurring during program
execution, such as the sign of variables or the content of the cache
memory. Many of these properties are undecidable in general such that
the concrete semantics need to be approximated. Naturally, a program
analysis must be sound in order to produce reliable results. Abstract
interpretation [20, 21] provides means to design sound program analyses.
In contrast to traditional program analysis that argues about program
properties directly, abstract interpretation introduces a concrete and an
abstract model of the semantics from which program properties can be
derived. Correctness of the results is proven by showing that the abstract
model is a sound approximation of the concrete model.
In this chapter, we introduce the basic notion of program analysis
and abstract interpretation and provide the corresponding mathematical
foundations. This chapter only serves as a basic introduction required
for the understanding of this thesis. Further reading can be found
in [21, 66, 44] and [75].
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2.1. Program Analysis
Programs under examination are represented as control-flow graphs:
Definition 2.1 (Control-Flow Graph)
A control-flow graph (CFG) is a directed graph G = (V,E, ps, pe) with a
finite set V of nodes, a set E ⊆ V × V of edges, a start node ps ∈ V and
an end node pe ∈ V . If (pn, pm) ∈ E, pn is a predecessor of pm (pm is
successor of pn). Node ps has no predecessor, pe no successor. Note that
we also refer to a node in the control flow graph as a program point.
We assume in addition that a CFG is connected and that pe is the only end
node, i.e., all nodes can be reached from start node ps and all nodes may
reach pe. If a program has several exits p1e to pne we enforce the second
condition by introducing an artificial end node pe′ and corresponding
edges (pie, pe′). A path within the control-flow graph is defined as follows:
Definition 2.2 (Path)
Let G = (V,E, ps, pe) be a CFG. A path pi from node p1 to node pk is
a sequence of nodes pi = [p1, p2, . . . , pk−1, pk] where ∀i : (pi, pi+1) ∈ E.
The symbol  represents the empty path, Π the set of all paths and pi1 · pi2
concatenation of two paths.
2.1.1. Collecting Semantics
We describe the semantics of a program as transitions between program
states. To this end, we define transfer function, path semantics, and the
collecting semantics. Examples of program semantics are cache behavior
and variable assignment.
Definition 2.3 (Transfer functions)
Let G = (V,E, ps, pe) be a CFG and D the set of program states. A
transfer function tf : V → (D→ D) assigns the semantics of each node
p ∈ V .
The transfer function (or transformer) defines the local semantics of each
node of the CFG. The semantics of a complete path within the CFG is
defined as the composition of the transfer functions.
Definition 2.4 (Path Semantics)
The path semantics [pi]tfC of a path pi is a composition of a transfer
function tf : V → (D→ D) along the path pi:
[pi]tf =
{
idD→D if pi = 
[p2, . . . , pn]tf ◦ tf(p1) if pi = [p1, . . . , pn]
8
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Assume we are interested in the valuation of variables. A program state is
defined as a function assigning each variable of the program a value and
the transformer updates the program states according to the arithmetical
operations of the program.
Sticky Collecting Semantics
This far, we defined the semantics of a program always using transitions
from one state to another. If we apply, for instance, the path semantics
to an initial state, the semantics is only valid for this specific execution
of the program path. However, we are usually interested in deriving
information valid for a set of possible initial states. For this reason, we
define the collecting sticky semantics.
Definition 2.5 (Sticky Collecting Semantics)
The sticky collecting semantics at node p for the set of initial states
Init ⊆ D is a function Coll : V → 2D defined as
Coll(p) =
⋃
s∈Init
(⋃
{[pi]tf (s)|pi ∈ Π ∧ pi = [ps, . . . , p]}
)
The function Coll(p) delivers all possible states at node p, i.e., all states
that may arise at p during the execution of the program with all possible
initial states s ∈ Init. In the case of variable valuation the sticky collecting
semantics delivers all values a variable may obtain at program point p.
Such information can be used for instance to statically exclude division-
by-zero exceptions.
Path-Based Collecting Semantics
However, many program properties cannot be expressed using the sticky
collecting semantics, at least not in a natural way. Liveness of variables
for instance does not depend on the state at a program point p but
on the paths reaching p. We therefore define the path-based collecting
semantics [75].
Definition 2.6 (Path-Based Collecting Semantics)
The path-based collecting semantics is the set of all paths ending in
program point p (forward semantics)
Coll→Π : V → 2Π
Coll→Π (p) = {pi | pi ∈ Π ∧ pi = [ps, . . . , p]} (2.1)
9
2. Abstract Interpretation
or the set of all paths emanating from a program point p (backward
semantics)
Coll←Π : V → 2Π
Coll←Π (p) = {pi | pi ∈ Π ∧ pi = [p, . . . , pn]} (2.2)
The path-based collecting semantics are also referred to as second-order
semantics or trace semantics [75]. The liveness of a variable can be
deduced from the backward path-based collecting semantics by checking
if there exists at least one path on which the value of the variable is used.
Although some program properties require these collecting semantics,
we can also define the path-based collecting semantics using the sticky
collecting semantics. The concrete domain is the set of paths and the
transfer function that appends, resp. prepends a program point to all
paths tf←/→C :
tf←/→ : V → (2Π → 2Π)
tf→pi (p)(S) := {pi · p | pi ∈ S} (2.3)
and
tf←(p)(S) := {p · pi | pi ∈ S} (2.4)
The initial program state is the set of paths containing only the empty
path . Hence,
Coll(p)→ =
⋃
s∈{}
(⋃
{[pi]tf→(s)|pi ∈ Π ∧ pi = [ps, . . . , p]}
)
= {pi | pi ∈ Π ∧ pi = [ps, . . . , p]} = Coll→Π (p) (2.5)
and
Coll(p)← =
⋃
s∈{}
(⋃
{[pi]tf←(s)|pi ∈ Π ∧ pi = [ps, . . . , p]}
)
= {pi | pi ∈ Π ∧ pi = [p, . . . , pe]} = Coll←Π (p) (2.6)
where Coll(p)→ is the original sticky collecting semantics as in Defini-
tion 2.5 and Coll(p)← is the sticky collecting semantics used backwards,
i.e., starting at the end node pe.
This reduction allows us to consider only the sticky semantics for the
following correctness proofs and to transfer the results to the path-based
semantics. In the following, we thus only consider forward sticky collecting
semantics.
10
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2.2. Abstract Interpretation
Abstract interpretation is a formal, semantics-based framework to develop
sound program analyses and to support the correctness proofs. It relates
concrete semantics to abstract semantics. Within the framework of
abstract interpretation, domains for the analyses are required to form
partial orders to ensure that each subset of the domain has a least upper
bound [23].
Preliminary Definitions
First, we provide basic definitions needed in the remainder of this chapter.
Definition 2.7 (Partial Order)
A binary relation v⊆ D× D over a set D is a partial order, if and only
if ∀a, b, c ∈ D holds:
a v a (Reflexivity)
a v b ∧ b v c⇒ a v c (Transitivity)
a v b ∧ b v a⇒ a = b (Antisymmetry)
The partial order v is often used as a notion of precision. We say that
a ∈ D is at least as precise as b ∈ D (or b approximates a) if a v b.
Definition 2.8 (Complete Lattice)
A complete lattice L is a partially ordered set D, where each subset S ⊆ D
has a greatest lower bound (
d
) and a least upper bound (
⊔
). The elements
⊥ = dD,> = ⊔D are referred to as the bottom and the top element of
D. A complete lattice L is represented as a tuple L = (D,⊥,>,v,unionsq,u).
The operators unionsq and u are called join or meet.
Note that each powerset domain 2D together with subset ordering ⊆
forms a complete lattice (2D, ∅,D,⊆,⋃,⋂).
In the context of program analysis and abstract interpretation functions
are often required to exhibit certain properties.
Definition 2.9 (Monotonicity, Distributivity)
Let N with v and M with v′ be partially ordered sets. A function
f : N →M is monotone, if and only if
∀a, b ∈ N : a v b⇒ f(a) v′ f(b)
It is furthermore distributive, if and only if
∀a, b ∈ N : f(a unionsq b) = f(a) unionsq′ f(b)
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Abstract Domain and its Relationship to the Concrete Domain
We now consider a powerset domain 2DC of concrete states DC . The
collecting semantics of this domain delivers the most precise information
any analysis may derive. In general, however, the collecting semantics are
not computable or prohibitively large [43]. Hence, we strive for another
description of the concrete states, namely a domain of abstract states
DA. Abstract interpretation provides means to relate an abstract domain
with the concrete one. We first argue about correct relations between
both domains. In classical abstract interpretation, a Galois connection is
demanded:
Definition 2.10 (Galois Connection)
Let (DC ,v) and (DA,v) be partially ordered sets and α : DC → DA,
γ : DA → DC two monotone functions. The tuple (DC , α, γ,DA) is a
Galois connection, if and only if
∀d ∈ DC : d v γ(α(d)) (2.7)
and
∀d ∈ DA : α(γ(d)) v d (2.8)
We call the function α abstraction and γ concretization.
A Galois connection establishes a relation between two domains [23].
Although one may lose precision by going back and forth between both
domains, no elements are ‘lost’. Applied to the concrete and abstract
domain, if (DC , α, γ,DA) forms a Galois connection, abstraction and
concretization are sound and DA is an actual representation of DC . Since
an abstract domain typically exhibits a reduced size compared to the
concrete domain, precision loss is often unavoidable. A weakness of the
definition of Galois connection is that it allows to have two different
abstract states to both represent the same set of concrete states. A
stronger definition is the so called Galois insertion.
Definition 2.11 (Galois Insertion)
A Galois connection (DC , α, γ,DA) is called Galois insertion, if and only
if
∀d ∈ DA : d = α(γ(d))
Concretising and then abstracting must yield the original abstract state.
Galois connections do not necessarily exist and are also not necessarily
required for the correctness of an abstract domain. Instead, we require
only Condition (2.7) of a Galois connection.
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γ
α
α
γ
DC DA
Figure 2.1.: Illustration of a Galois connection (DC , α, γ,DA). The order
of the domains defines the vertical position of each element:
the higher an element is, the more precise it is.
Definition 2.12 (Sound Abstraction)
Let (DC ,v) and (DA,v) be partially ordered sets and α : DC → DA, γ :
DA → DC two monotone functions. α and γ provide a sound abstraction
if and only if
∀d ∈ DC : d v γ(α(d))
This states that an element of the concrete domain d is conservatively
approximated by α(d).
Correctness of the Abstract Transformer
In addition to a correct relation between two domains, we need to establish
a correctness condition for the abstract transfer function
tfA : V → (DA → DA)
which is also referred to as abstract transformer.
Definition 2.13 (Local Consistency)
Given two functions tfC : V → (DC → DC), tfA : V → (DA → DA) and
a concretization γ : DA → DC . The two functions are locally consistent,
if and only if
∀d ∈ DA : ∀p ∈ V : (tfC(p))(γ(d)) ⊆ γ((tfA(p))(d))
Applied to a concrete and an abstract transformer, local consistency
ensures that the abstract transformer preserves all states although it may
13
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dC
dAdA
dC
⊇
tfC(e)
γ
tfA(e)
γ
Figure 2.2.: Illustration of local consistency.
lose precision. In case of a Galois insertion, we can define the so-called
best abstract transformer as γ ◦ tf ◦ α. Note that the best transformer is
often not computable in practice.
We can now define the abstract counterparts of the path semantics and
the collecting semantics and prove the correctness. We simply have to
replace the set-union
⋃
by greatest-lower bound operator
⊔
within the
definitions and argue about an abstract domain.
Definition 2.14 (Abstract Semantics)
The abstract path semantics [pi]tfA of a path pi is a composition of the
transfer function tfA : V → (D→ D) along the path:
[pi]tfA =
{
idD→D if pi = 
[p2, . . . , pn]tfA ◦ tfA((p1)) if pi = p1, . . . , pn
The abstract collecting semantics for the set of initial states InitA ⊆ DA
at node p is a function CollA : V → 2D defined as
CollA(p) =
⊔
s∈ InitA
(⊔
{[pi]tfA(s)|∀[ps, . . . , p] ∈ Π}
)
In traditional (not abstract-interpretation based) program analysis, the ab-
stract collecting semantics is referred to as meet-over-all paths (MOP) [66].
We prove the correctness of the abstract semantics with respect to
the concrete semantics starting with the correctness of the abstract path
semantics:
Lemma 2.1 (Correctness of the abstract path semantics)
Given a Galois connection (DC , α, γ,DA), the abstract path semantics is
a sound over-approximation of the concrete path semantics if tf and tfA
are locally consistent.
∀d ∈ DA : [pi]tfC (γ(d)) ⊆ γ([pi]tfA(d))
14
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Proof
We prove the claim by induction over the length of the path pi. In case of
an empty path , we have
[]tfC (γ(d)) = γ(d)
= γ([]tfA(d))
Induction hypothesis:
∀d ∈ DA : [pi]tfC (γ(d)) ⊆ γ([pi]tfA(d))
holds for all pi of length ≤ l.
Induction step pi → pi′ = (pi, pl+1)
[pi′]tfC (γ(d)) = ([pi
′]tfC ◦ γ)(d)
= ([pi · pl+1]tfC ◦ γ)(d) pi′ = pi · pl+1
= ([pi]tfC ◦ tf(pl+1) ◦ γ)(d) Def. 2.4
⊆ ([pi]tfC ◦ γ ◦ tfA(pl+1))(d) Local Consistency
⊆ (γ ◦ [pi]tfA ◦ tfA(pl+1))(d) Ind. Hypothesis
= (γ ◦ [pi · pl+1]tfA)(d) Def. 2.14
= γ([pi′]tfA)(d) pi
′ = pi · pl+1

Correctness of the abstract collecting semantics remains to be shown.
We therefore need to show that the abstract collecting semantics is a
sound over-approximation of the concrete collecting semantics.
Lemma 2.2 (Correctness of the abstract collecting semantics)
Given a Galois connection (DC , α, γ,DA), the abstract collecting semantics
is a sound over-approximation of the concrete collecting semantics
∀p ∈ V : Coll(p) ⊆ γ(CollA(p))
if tf and tfA are locally consistent and InitA is an over-approximation
of Init (γ(InitA) ⊇ Init).
15
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Proof
Coll(p)
=
⋃
s∈ Init
(⋃
{[pi]tfC (s)|∀[ps, . . . , p] ∈ Π}
)
Def. 2.5
⊆
⋃
s∈ InitA
(⋃
{[pi]tfC (γ(s))|pi = [ps, . . . , p] ∈ Π}
)
γ(InitA) ⊇ InitA
⊆
⋃
s∈ InitA
(⋃
{γ([pi]tfA(s))|pi = [ps, . . . , p] ∈ Π}
)
Lemma 2.1
⊆
⋃
s∈ InitA
γ
(⊔
{[pi]tfA |pi = [ps, . . . , p] ∈ Π}
)
Monotonicity
⊆ γ
( ⊔
s∈ InitA
(⊔
{[pi]tfA(s)|pi = [ps, . . . , p] ∈ Π}
))
Monotonicity
= γ(CollA(p)) Def. 2.14

Finally, we can formulate conditions each sound abstraction of the
concrete semantics must fulfill:
• the abstract domain DA is a partially ordered set,
• α and γ form a sound abstraction of the abstract domain, and
• tf and tfA must be locally consistent.
2.3. Fixed-Point Analysis
Definition 2.5 and 2.14 define the (abstract) semantics of a program. In
general however even the abstract collecting semantics is not efficiently
computable [43]. The number of paths may be infinite or just too
large in practice. Hence, the minimal-fixed-point solution (MFP) is
computed [46, 43].
Definition 2.15 (Minimal-Fixed-Point Solution (MFP))
The minimal fixed-point (MFP) MFP : V → (D → D) is the least
fixed-point of the recursive equation system
MFP(p) =
{ ⊥ p = ps⊔{tf(p)(MFP(pm)) | (pm, p) ∈ E} p 6= ps
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We now describe the conditions an abstraction must fulfill to ensure that
i) the MFP is computable and ii) it results in an approximation of the
collecting semantics CollA.
Theorem 2.1 (Knaster-Tarski [87])
In a complete lattice L, each monotone function f : L→ L has a minimal
fixed-point.
According to Theorem 2.1, a minimal fixed-point as defined by MFP
exists, if the transfer function tf is monotone [87].
Definition 2.16 (Ascending Chain)
An ascending chain x is a sequence of elements xi ∈ D of a partially
ordered set (D,v), such that ∀i : xi v xi+1. A chain stabilizes if ∃j :
∀l > j : xl = xj.
Theorem 2.2 (Kleenes Fixed-Point Theorem)
Let L = (D,⊥,>,v,unionsq,u) be a lattice and f : D → D be a monotone
function. If all ascending chains in L finally stabilize, then
∃k : ∀l > k : f l(⊥) = fk(⊥)
and fk(⊥) is the least fixed-point of f .
Kleenes’ Theorem 2.2 defines the properties under which the iterative
application of a function finally stabilizes and results in the minimal
fixed-point. Note that there are several algorithms implementing the
MFP Solution and therefore solving the data-flow problem. A detailed
discussion on this topic can be found in [56].
Monotonicity holds for probably all meaningful transfer functions.
However, there are some lattices where ascending chains do not stabilize.
A prominent example is the interval analysis which tries to predict a value
interval [a, b] for each program variable v such that v ∈ [a, b]. For such
analyses, widening and narrowing operators can be defined to restore
computability [22]. A widening-operator sets the data-flow value to an
upper bound (in case of interval analysis ∞) such that the algorithm
results in a—possibly not-minimal but—valid fixed-point. Narrowing
may then be used to reduce the pessimism introduced by widening.
So far, we only discussed computability of the MFP solution. The
next theorems argue about soundness and precision of MFP compared
to CollA. Remember that the precision is defined by the relation v (see
Definition 2.7).
17
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Theorem 2.3 (Coincidence)
Let L = (D,⊥,>,v,unionsq,u) be a lattice and f : D → D be a monotone
function. If all ascending chains in L finally stabilize, then
∀p ∈ V : CollA(p) v MFP(p)
The Coincidence-Theorem 2.3 states that MFP approximates CollA, i.e.,
CollA v MFP for all possible initial states and all nodes. According to
Theorem 2.4 equality is given, if the transfer function is distributive [46].
Theorem 2.4 (Kildall [46])
Let L = (D,⊥,>,v,unionsq,u) be a lattice, f : D→ D be a monotone function
and . If f is furthermore distribute, then
∀p ∈ V : CollA(p) = MFP(p)
(assuming that each node p ∈ V is reachable from the starting node ps).
We can conclude that a transfer function needs to be monotone in order
to be able to compute an approximation of the collecting semantics. If
all ascending chains within the corresponding lattice stabilize, fixed-point
iteration will result in a correct approximation of the CollA. If not,
widening and/or narrowing operators must be defined. If in addition, the
transfer function is distributive, MFP equals CollA.
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Background
If I have been able to see further, it
was only because I stood on the
shoulders of giants.
Sir Isaac Newton (1643 - 1727)
This chapter presents the basics of different fields necessary for the
understanding of this thesis: real-time scheduling, caches and timing
analysis. Nevertheless, it is not meant as a general introduction but
presents only the relevant information and notation. Parts familiar to
the reader can be skipped.
3.1. Real-Time Scheduling
Embedded systems typically feature more tasks than processors. Thus,
a scheduler is employed to distribute the available processing time to
the tasks. In contrast to schedulers in general-purpose OS, where load-
balancing or fairness is a main objective, real-time schedulers are faced
with timing constraints such as deadlines of tasks. Depending on the
penalty assigned to a deadline miss, real-time systems are divided into
hard or soft. When a deadline miss is considered a complete failure of
the system, it is considered a hard real-time system, when some deadline
misses are tolerable, it is considered a soft real-time system.
Real-time scheduling denotes a large research area with plenty of
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different approaches and methods of which this section only presents the
subset relevant for this thesis: uniprocessor preemptive priority-driven
scheduling with static priority assignment as widely used in real-time
systems. For a general overview on real-time scheduling see [19].
3.1.1. Sporadic Task Model
We assume a fixed set Γ of n tasks Γ = {τ1, . . . , τn} to be executed on a
single processor. Each task is assigned a worst-case execution time Ci,
a relative deadline Di and minimal inter-arrival time or period Ti with
release jitter Ji. Each instance of task execution is called a job. Arrival
Ready Execute
Idlerelease
preemption
dispatch
finish
Figure 3.1.: State transitions of a task
time aji denotes the time at which the j-th instance of task τi (or job j
of τi) becomes ready to execute, and start time s
j
i the time the job is
dispatched by the scheduler and starts to execute. Figure 3.1 shows the
states and transitions of a task. The next job of task τi arrives at the
earliest after a time span Ti minus jitter Ji:
aj+1i ≥ aji + Ti − Ji (3.1)
Deadline dji of a job is relative to its arrival time:
dji = a
j
i +Di (3.2)
Finishing time f ji of a job denotes the time at which this job completes
execution and the response time rji denotes the time span from job arrival
to job completion:
rji = f
j
i − aji (3.3)
Response time of a task is given by the worst-case response time of its
jobs:
Ri = max
j
{rji } (3.4)
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Worst-case execution time Ci denotes the maximal execution demand
without preemption cost. The fraction of time a task requires the processor
is denoted as the task’s utilization:
Ui = Ci/Ti (3.5)
Utilization of a task set Γ = (τ1, . . . , τn) is the sum of the utilizations of
all tasks:
UΓ =
n∑
i=1
Ci/Ti (3.6)
A task τj is referred to as schedulable if each of its jobs finishes before
their deadline:
Ri ≤ Di − Ji ⇔ τi schedulable (3.7)
A task set Γ is said to be schedulable if each task τi ∈ Γ is schedulable.
Table 3.1.: Task model properties
Γ = {τ1, . . . , τn} Task set of n tasks
C Execution Time Demand (WCET)
T Minimal Inter-arrival Time
D Deadline
J Release Jitter
U Utilization
s Starting Time
a Arrival Time
f Finishing time
r Response Time (Job)
R Response Time (Task)
aji s
j
i f
j
i d
j
i a
j+1
i
Di
Ti
rji
Figure 3.2.: Illustration of the sporadic task model and the associated
variables
Table 3.1 summarizes and Figure 3.2 illustrates the parameters asso-
ciated with each task/job. We assume independent tasks but weaken
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this restriction and allow tasks to access mutual exclusive sections via
semaphores in Section 3.1.3
Why preemption?
Tasks can be executed either preemptively or non-preemptively. In a non-
preemptively scheduled system, once started, each task runs to completion.
In a preemptively scheduled system, a task’s execution can be temporarily
interrupted to execute another task. Preemptive schedules are potentially
more powerful, i.e, some task sets are only schedulable preemptively.
Tasks with short deadline usually can not postpone their execution until
completion of the currently running task. See the task set shown in
Figure 3.3.
0 2 4 6
τ1
τ2
(a) Preemptive Execution, no missed Deadlines.
0 2 4 6
τ1
τ2

(b) Non-Preemptive Execution, Deadline Miss of task τ1 at 4.
Figure 3.3.: Preemptive versus Non-preemptive Scheduling: task set
{τ1, τ2} with C1 = 1, D1 = T1 = 2 and C2 = 3, D2 = T2 = 6.
3.1.2. Priority-Driven Scheduling
A priority-driven scheduler always executes the task τi with the highest
priority pr(τi) among all tasks that are ready to execute. Priorities are
assigned either statically or dynamically. Earliest deadline first (EDF)
scheduling [53] and deadline monotonic (DM) scheduling—also called
Rate Monotonic (RM) [53] in case of implicit deadlines (∀i : Di = Ti)—are
the main representatives for dynamic and static assignments, respectively.
They are also optimal among scheduling algorithm of their class in the
following sense: if there exists a feasible schedule with static, resp.,
dynamic priority assignment, deadline monotonic, resp., earliest deadline
22
3.1. Real-Time Scheduling
first finds one too. Note that these optimality results only hold for
preemptive systems assuming negligible preemption cost.
Earliest Deadline First (EDF)
Earliest deadline first scheduling [53] always executes the task with the
closest deadline. It maintains a priority queue of the ready tasks ordered
by the proximity of each task’s deadline. For the special case of implicit
deadlines, EDF is always able to schedule a task set if the utilization of
the task set is less than or equal to 1:
UΓ ≤ 1⇔ Γ schedulable (3.8)
In the general case with explicit deadlines, the schedulability test is more
complex [40]. For each time span L, the requested processor time must
be less than or equal to L:
∀L > 0 :
∑
i
b(L+ Ti −Di)/TicCi ≤ L⇔ Γ schedulable (3.9)
Both schedulability tests are necessary and sufficient.
Deadline Monotonic (DM)
Deadline monotonic scheduling [52, 100] assigns task priorities in order
of increasing deadlines, giving the task with the shortest deadline the
highest priority. We assume w.l.o.g. that task indices express the priority
order:
D1 ≤ D2 ≤ D3 ≤ . . . ≤ Dn (3.10)
and
pr(τ1) > pr(τ2) > pr(τ3) > . . . > pr(τn) (3.11)
For implicit deadlines (Ti = Di), two linear-time sufficient schedulability
tests based on the utilization of the task set exist. The first one was
presented by Liu and Layland [53]:
UΓ ≤ n(21/n − 1)⇒ Γ schedulable (3.12)
with
lim
n→∞n(2
1/n − 1) = ln(2) ≈ 0.6932 (3.13)
The second schedulability test is the hyperbolic bound test by Bini et
al. [15]:
n∏
i=1
(Ui + 1) ≤ 2⇒ Γ schedulable (3.14)
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Note that both tests are only valid for implicit deadlines and are only
sufficient, not necessary. For a performance evaluation of RM scheduling
based on randomly generated tasks see [51].
Response Time Analysis
A sufficient and necessary test for static priorities is the response time
analysis [8, 41, 25]. Equation (3.7) states that a task is schedulable, if its
worst-case response time Ri is less than or equal to its deadline Di less
jitter Ji.
The response time Ri of a task necessarily contains its execution time
Ci. In addition, τi suffers interference from tasks with higher priority
than τi. Let τj be a task with priority higher than τi. Within the response
time Ri, τj executes at most
⌈
Ri+Jj
Tj
⌉
times, each time for at most Cj .
Hence, the response time Ri of task τi is given by:
Ri = Ci +
∑
∀j∈hp(i)
⌈
Ri + Jj
Tj
⌉
(Cj) (3.15)
where hp(τi) denotes the set of tasks with higher priority than τi. The
response time Ri appears on the left-hand side and on the right-hand side.
As the right-hand side is monotonically increasing in Ri, a fixed-point
computation of Ri based on Equation (3.15) can be defined as follows:
R0i = Ci (3.16)
Rl+1i = Ci +
∑
∀j∈hp(i)
⌈
Rli + Jj
Tj
⌉
(Cj) (3.17)
Eventually, for each task, the fixed-point computation either stabilizes,
i.e., Rli = R
l+1
i , or the response time R
l
i of one task exceeds the deadline
Ri > Di. In the first case, we can conclude that each job of task τi will
finish before its deadline, so each task is schedulable. In the second case,
we can conclude that at least one job of task τj may miss its deadline, so
the task set is not schedulable.
Note that the response time analysis is valid for any static priority
assignment and also for explicit deadlines. It exhibits pseudo-polynomial
runtime (compared to linear runtime for the Utilization and Hyperbolic
bound), but forms a sufficient and necessary schedulability test (under
the assumption of negligible context switch costs).
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3.1.3. Mutual Exclusion
In this section, we extend the sporadic task model by mutual exclusive
accesses to shared resources. A sequence of a task τi accessing such a
shared resource is called critical section.
To ensure consistency of shared resources, at most one task can access
a resource at a time. Semaphores are typically used to implement this
mutually exclusive access: Each shared resource is assigned a semaphore
Si that implements two primitive operations
wait(Si): a task requests access to a shared resource. If the resource’s
semaphore Si is available, a task can enter its critical section and
access the shared resource, while locking Si. If Si is not available,
the task blocks on Si and suspends its execution.
signal(Si): a task that previously accessed a shared resource assigned to
semaphore Si finishes its critical section and unlocks Si again.
Each critical section accessing a shared resource with semaphore Si thus
begins with wait(Si) and ends with signal(Si). Task states and transitions
are depicted in Figure 3.4.
Ready Execute
Idle
Waitsignal wait
release
preemption
dispatch
finish
Figure 3.4.: State transitions of a task with shared resources
Priority Inversion Problem
Each task τi that shares a resource with a task τj with lower priority
inevitably may suffer delay of the length of the critical section of τj
accessing the shared resource. Priority inversion denotes the situation
where a task’s execution is prolonged by the execution of a task with
lower priority even though both tasks do not share a common resource.
See Figure 3.5 for an example. Task τ1 and τ3 both access a shared
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resource guarded by semaphore S. Task τ3 first enters its critical section
and locks S. Task τ1 is activated at time 2, starts to executes but blocks
on S at time 3. Now τ3 resumes execution again, but is preempted by
τ2 at time 4. So, the τ1 is not only delayed by the critical section of
τ3 but also by the execution time of τ2. Several protocols have been
0 1 2 3 4 5 6 7 8 9 10 11 12
τ1
τ2
τ3
Execution Resource access
Figure 3.5.: Priority inversion problem
proposed to solve the priority inversion problem. We will now shortly
present the most prominent protocols: priority inheritance, priority
ceiling and stack resource protocol. As only the latter one is able to
handle dynamic priorities, we restrict the following description to static
priority assignment.
Table 3.2.: Shared resources: notation and terminology
SRi shared resource
Si semaphore guarding SRi
Access(SRi) set of tasks accessing shared resource SRi
pr nominal priority
p̂ri active priority with p̂ri ≥ pri
C(Si) Ceiling priority of semaphore Si (PCP)
S∗ Currently locked semaphore with highest C(S) (PCP)
csi,k critical section of task τi accessing resource SRk
CSRki worst-case execution time of the critical section csi,k
Priority Inheritance Protocol (PIP)
To prevent priority inversion, the priority inheritance protocol (PIP) [77]
increases the priority of a blocking task τi to the priority of the task with
the highest priority currently blocked by τi. It therefore assigns each task
an active priority p̂ri initially set to the nominal priority pri (the one
assigned by the scheduling algorithm, e.g. deadline monotonic).
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The protocol works as follows:
• the task τi with the highest active priority p̂ri among all ready
tasks is executed.
• when the running task τi requests a semaphore Sl:
if Sl is free, τi locks Sl and enters its critical section.
if Sl is blocked by another task τj , τj inherits the priority of
τi: p̂rj := p̂ri.
• when a task τi exits its critical section, it releases the corresponding
semaphore Sl and:
if τi blocks no other task, the active priority of τi is set to the
nominal priority p̂ri := pri.
otherwise, the active priority of τi is set to the active priority
of the task τj with the highest priority of all tasks still blocked
by τi: p̂ri := p̂rj .
Note that priority inheritance is transitive.
Although PIP prevents priority inversion, a task may still suffer substan-
tial delay by the blocking time of lower-priority tasks. In the worst-case,
τi may suffer m blocking delays where m denotes the number of shared
resources τi accesses. Such a situation is called chained blocking. In
addition, nested shared resources may lead to a deadlock situation [19].
Priority Ceiling Protocol (PCP)
Priority Ceiling Protocol (PCP) by Sha et al. [77] improves over PIP in
the sense that a) each task can be delayed by at most one critical section
and b) deadlocks are prevented. Instead of assigning priorities only to
tasks, each semaphore Si is statically assigned a ceiling priority C(Si).
The ceiling priority is the highest priority of any task accessing the shared
resource guarded by Si:
C(Si) = max{prj | τj ∈ Access(SRi)} (3.18)
where Access(SRi) denotes the set of tasks accessing shared resource SRi.
In addition, PCP keeps track of the currently locked semaphore S∗ with
the highest ceiling priority C(Sl) of all locked semaphores. The protocol
prevents a task τi from entering a critical section guarded by Sl not only
if Sl is locked, but also if there is any semaphore currently locked that
could lead to blocking of τi.
The protocol works as follows:
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• the task τi with the highest active priority p̂ri among all ready
tasks is executed.
• when the running task τi requests a semaphore Sl:
if p̂ri > C(S∗), τi locks Sl and enters its critical section.
otherwise τi is blocked by another task τj holding semaphore
S∗ and τj inherits the priority of τi: p̂rj := p̂ri.
• when a task τi exits its critical section, it releases the corresponding
semaphore Sl and updates S∗. Furthermore,
if τi blocks no other task, the active priority of τi is set to the
nominal priority p̂ri := pri.
otherwise, the active priority of τi is set to the priority of the
task τj with the highest priority of all tasks still blocked by τi:
p̂ri := p̂rj .
With PCP, the maximal blocking delay a task τi may suffer is bounded by
the maximal execution time CSRkj of a critical section SRk of a lower pri-
ority task τj that shares a common resource SRk guarded by a semaphore
with ceiling priority C(Sk) higher than or equal to the priority τi:
Bi = max{CSRkj | prj < pri ∧ C(Sk) ≥ pri} (3.19)
Stack Resource Protocol (SRP)
The stack resource protocol (SRP) [9] denotes a set of extensions to PCP.
SRP is applicable in case of dynamic priorities, allows for multi-unit
resources, i.e., resources that enable up to l parallel accesses, and enables
sharing of runtime stack resources. In the simple case we consider here,
where we are only interested in static priority assignment and binary
semaphores that are either locked or free, the improvement of SRP merely
breaks down to the advantage that SRP exhibits less context switches
than PCP. This, however, can also be achieved in the priority ceiling
protocol by adding the following rules:
• When a task enters a critical section, its priority is set to C(S∗).
• When a task leaves the critical section, its former priority is restored.
Thus, a task τi with priority less than or equal to C(S∗) is prevented from
being activated and not only from entering a critical section. This results
in less context switches besides otherwise equal behavior compared to the
original priority ceiling protocol.
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Mutual Exclusion and Response Time Analysis
The response time Equation (3.15) can be extended as follows to include
the blocking delay τi may suffer:
Ri = Ci +Bi +
∑
∀j∈hp(i)
⌈
Ri + Jj
Tj
⌉
(Cj) (3.20)
with Bi defined by Equation (3.19).
3.2. Memory Hierarchy and Caches
Fast and large memory are desirable, but infeasible due to technical (and
economical) limitations. Instead, existing storages are either large and
slow or small and fast. To emulate a memory which is fast and large at
the same time, memory hierarchies were introduced based on memories
with varying speeds and sizes: Small but fast memories on top, slower but
larger memories below. Each memory level contains a subset of the data
stored in the level below. Scratchpads, caches or buffers are examples
for such intermediate memories. See Figure 3.6 for a simple memory
hierarchy of an embedded architecture.
CPU Cache Main Memory
Figure 3.6.: Typical memory hierarchy often to be found in embedded
systems
3.2.1. Principle of Locality
To decide which memory blocks to store, a memory hierarchy utilizes a
heuristic known as the locality principle [26]:
Spatial Locality neighboring memory blocks are likely to be accessed
contemporary.
Temporal Locality recently accessed memory blocks are likely to be
accessed in the near future again.
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The rationale behind these locality principles is the exploitation of com-
mon characteristics of task executions. Memory accesses are not uniformly
distributed over a task’s data. Sequential code alignment and clustering
of data (arrays etc.) increase the likelihood of accessing neighboring
memory blocks. Loop structures increase the likelihood of reusing re-
cently accessed memory blocks. Spatial locality is realized by storing not
only the currently accessed data but larger chunks of contiguous memory
containing the accessed blocks. Temporal locality is realized by storing
recently accessed data.
In the following, we focus on uni-level processor caches common in
typical embedded systems. For an overview on memory hierarchies and
caches, we refer to Hennesy and Patterson [37]. We also skip description
of memory management units and virtual memory management, as both
concepts are not common in hard real-time systems.
3.2.2. Processor Caches
Typically located on the die of the microprocessor, processor caches serve
data much faster than the main memory which is connected by the
memory bus. Caches operate completely transparently to the processor
semantics, only influencing timing behavior and performance. On a
memory access (no matter if read or write), data is requested from the
cache. In case the accessed memory block is resident in cache, a situation
called cache hit, the processor directly reads from/writes to cache. Only
in case of a cache miss, i.e., data not resident in cache, the requested
data is retrieved from the main memory and then loaded to the cache.
There are three types of cache misses [38]:
Compulsory Misses misses on the first access of a memory block. As
caches are initially empty, the first access to a datum always inflicts
a cache miss.
Capacity Misses misses due to the limited cache capacity. Such misses
occur if the amount of accessed data exceeds the cache size.
Conflict Misses misses due to an unbalanced cache usage, i.e., misses
due to eviction in one cache set, while cache lines of other sets are
still empty.
The delay to retrieve data from main memory is referred to as cache-miss
penalty or block-reload time.
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Cache Organization
To implement spatial locality, caches do not only store the accessed data,
but load memory blocks of line size L usually substantially larger than
the accessed element. Caches are partitioned into S cache sets, where
each memory block (of size L) maps to exactly one of the cache sets.
Each cache set in turn may contain up to K different memory blocks
at once, where K is referred to as the associativity of the cache. Cache
size is thus given by L · S ·K. Such a cache is called a set-associative
Table 3.3.: Cache parameter and domains
Line Size L ∈ N
Associativity K ∈ N
Number of Sets S ∈ N
Cache Size CS ∈ N;CS = L · S ·K
Policy P ∈ {LRU,FIFO,PLRU}
Cache-Set State ζ ∈ Z
Set of Memory Blocks M
Invalid Line ⊥
Content of a cache Line M⊥ = M ∪ {⊥}
Cache-Set Update tP : M × ζP → ζP
Content of a Cache Set ζ ∈ 2M⊥
Number of misses on path pi and miss : Π× Z → Non an initial cache state ζ
Number of hits on path pi and hits : Π× Z → Non an initial cache state ζ
cache. See Figure 3.7. The set of all memory blocks is denoted by M .
We introduce symbol ⊥ to represent empty or invalid cache lines.
There are two special cases of set-associative caches:
Direct-Mapped Caches (K = 1) Each memory block can reside in ex-
actly one cache line. Direct-mapped caches exhibit low hardware
implementation cost. However, memory accesses are usually not
uniformly distributed over all cache sets resulting in unnecessary
conflict misses.
Fully-Associative Caches (K = S) Each memory block can reside in any
cache line. Fully-associative caches only need to evict data if all
cache lines of the whole cache are filled. Hardware implementation
of such caches is costly so that only small caches are fully-associative.
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Tag Data
Tag Data
Tag Data
Tag Data
Tag Data
Tag Data
Tag Data
Tag Data
Tag Data
K
S L
Figure 3.7.: Cache organization on a K-way set associative cache
Cache Tags and Block Addresses
To identify which parts of the main memory are currently cached, caches
must store not only the actual data but also tags to identify the memory
address the data belongs to.
A tag is the smallest possible portion of the memory address sufficient
to reconstruct the original address. As caches always store blocks of
size L, the last log(L) bits of the address do not need to be considered.
The same holds for the previous log(S) bits, as this part of the address
can be reconstructed from the index of the cache set in which data is
stored. The remaining bits form the tag of an address and need to be
stored together with the data. See Figure 3.8.
Tag Set Index Offset
Figure 3.8.: Address Computation
Write-Through vs. Write-Back
On a write access, a changed datum must be written back to the main
memory eventually. When to perform this write back depends on the
write policy. The two alternatives are:
Write-Through datum is directly written to main memory, or,
Write-Back datum is marked as dirty and written to main memory when
evicted from cache.
Write policies form another trade-off between hardware cost and perfor-
mance. A write-back cache requires book-keeping of all dirty cache lines.
However, it benefits from fewer memory accesses compared to a write-
through cache, which sends data to main memory on each write access.
Another decision related to write accesses is the question whether or not
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to store the written data in the cache. The alternatives are called write-
allocate and no write-allocate. Typical combinations are write-through
with no write-allocate (as each write incurs a main memory access) and
write-back with write-allocate.
For timing-critical embedded systems, write-through caches are consid-
ered beneficial as the point in time of each main-memory write depends
statically on the instruction. Write-back caches do not allow for a precise
determination of these memory-writes—or at least, no precise analysis is
known yet.
3.2.3. Replacement Policy
Eventually, all ways of a cache set are filled. On a cache miss, the currently
accessed element has to be stored in the cache while evicting another one.
Which element to replace is determined by the replacement policy. The
most common replacement policies are least-recently used (LRU), first-in
first-out (FIFO) and pseudo least-recently used (PLRU). Note that no
replacement policy is needed for direct-mapped caches as each set has
only one way and each memory block maps to a unique cache position.
In the following, we refer to a position in a cache as the age of a cache
block. These are always meant as logical concepts and do not refer to
the physical position in the cache hardware.
Least-Recently Used (LRU)
LRU policy keeps a list of cached memory blocks ordered by the last use
of each memory block. To keep this order, it conceptually assigns each
cached memory block an age indicating its position in the order. The
most-recently used element has age 0, the least-recently used age K − 1.
It treats misses and hits uniformly. A property considerably useful for
timing analysis and predictability of a cache. Starting with a completely
unknown initial cache state, precise information about the cache content
(and the age of each memory block) can be derived after accessing K
different memory blocks. LRU caches are predominant in academia, but
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Figure 3.9.: Access sequence on a LRU replacement policy
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due to the implementation cost rather unpopular in modern CPUs for
higher associativities—even though efficient LRU implementations are
feasible [1].
We represent an LRU cache state ζ ∈ Z as ordered lists of K elements
[x1, x2, . . . , xK ] with the MRU element at front:
ζLRU : M⊥ ×M⊥ × . . .×M⊥︸ ︷︷ ︸
K
(3.21)
The LRU-update is formally defined as follows:
ULRU : M × ζLRU → ζLRU
The currently accessed element is put at the first position in the cache
(no matter if hit or miss). All younger elements are moved to the right,
i.e., aged by one, possibly evicting the least-recently used element. All
older elements retain their position.
ULRU(m, [x1, . . . , xK ]) :={
[m,x1, . . . , xi−1, xi+1, . . . , xK ] m = xi
[m,x1, . . . , xK−1] otherwise
(3.22)
First-In First-Out (FIFO)
In FIFO caches, elements are ordered by the time when the element was
loaded to the cache. Although FIFO replacement policy is commonly
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Figure 3.10.: Access sequence on a FIFO replacement policy
implemented by means of a pointer directing to the element evicted next,
we depict FIFO states as ordered list with the first element on top and
the last at bottom—similar to the representation of LRU cache states.
ζFIFO : M⊥ ×M⊥ × . . .×M⊥︸ ︷︷ ︸
K
(3.23)
In case of a miss, the currently accessed element is inserted at the first
position, shifting all others to the right while evicting the right-most one.
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Hits do not change the cache state.
UFIFO : M × ζFIFO → ζFIFO
UFIFO(m, [x1, . . . , xK ]) :=
{
[x1, . . . , xK ] m = xi
[m,x1, . . . , xK−1] otherwise
(3.24)
Pseudo Least-Recently Used (PLRU)
PLRU mimics LRU caches with lower implementation cost. PLRU caches
can be best explained using a graphical representation (see Figure 3.11).
Instead of storing an age for each cache line, a binary pointer tree (with
K − 1 bits) determines the element evicted next. On a cache hit, all
pointers on the path to the accessed element m are flipped away from
m to rejuvenate this element. On a cache miss, the indicated element
is replaced while flipping away all pointers on this path. Due to the
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Figure 3.11.: Access sequence on a PLRU replacement policy
structure, PLRU policies requires K to be a power of two, i.e., K = 2j .
We define PLRU update and domain recursively starting with K = 1:
ζPLRU(1) : M⊥ (3.25)
UPLRU(1)(m, ζPLRU(1)) := m (3.26)
As K is a multiple of 2, we can define the domain PLRU for K > 1 by
means of PLRU(K/2):
ζPLRU(1) : {0, 1} × ζPLRU(K/2) × ζPLRU(K/2) (3.27)
and also the cache update:
UPLRU(K)(m, (b, ζ0, ζ1)) :=

(1, tPLRU(K/2)(m, ζ0), ζ1) m ∈ ζ0
(0, ζ0, t
PLRU(m,K/2)(ζ1)) m ∈ ζ1
(1, tPLRU(K/2)(ζ0), ζ1) ⊥ ∈ ζ0
(0, ζ0, t
PLRU(K/2)(ζ1)) ⊥ ∈ ζ1
(1, tPLRU(K/2)(m, ζ0), ζ1) b = 0
(0, ζ0, t
PLRU(K/2)(m, ζ1)) b = 1
(3.28)
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The first two cases denote cache hits, either in case of a cache hit in
sub-state ζ0 where the pointer is set to 1 or in case of a cache hit in ζ1
where the pointer is set to 0. The last two cases denote cache misses where
the element is added to ζ0 or ζ1 depending on the value of the pointer b.
PLRU policy requires a special treatment of invalid lines. In contrast to
FIFO and LRU, an invalid line in an PLRU cache may even survive an
arbitrarily large access sequence [74]. To prevent such permanent invalid
lines, and thus, loss of capacity, refilling invalid lines is preferred in case
of a cache miss.
Sensitivity of Replacement Policies
Reineke [72, 73] has recently examined properties of different replacement
policies regarding timing analysis. Among these properties, the sensi-
tivity plays an important role in our context. Sensitivity refers to the
possible variation of the number of hits or misses depending on the initial
cache state. The sensitivity of a replacement policy is determined by a
multiplicative and an additive factor. For instance, LRU policy is (1,K)
Table 3.4.: Sensitivity of LRU, PLRU, and FIFO for associativity 2,4,
and 8.
Miss-Sensitivity Hit-Sensitivity
2 4 8 2 4 8
LRU (1, 2) (1, 4) (1, 8) (1, 2) (1, 4) (1, 8)
FIFO (2, 2) (4, 4) (8, 8) (0, 0) (0, 0) (0, 0)
PLRU (1, 2) ∞ ∞ (1, 2) ( 13 , 53 ) ( 111 , 1911 )
miss-sensitive, where K is the associativity. This means that the number
of misses on path pi and initial cache state ζ1 is at most K plus one time
the number of misses on the same path but with another initial cache
state ζ2. In general, a policy is (c, s) miss-sensitive, if for any path and
any two initial cache states the following holds:
missP (pi, ζ1) ≤ c ∗missP (pi, ζ2) + s (3.29)
where missP (pi, ζ) denote the number of misses of policy P on path pi
and cache state ζ. Note that the bound in Equation (3.29) is tight, i.e., if
policy P is (c, s) miss-sensitive, then there exists a path pi and two cache
states ζ1, ζ2, such that miss(pi, ζ1) = c∗miss(pi, ζ2)+s. The hit-sensitivity
is defined accordingly; a policy is (c, s) hit-sensitive, if for any path and
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any two initial cache states the following holds:
hitsP (pi, ζ1) ≥ c ∗ hitsP (pi, ζ2)− s (3.30)
where hitsP (pi, ζ) denote the number of hits of policy P on path pi and
cache state ζ. Table 3.4 shows the hit-, and miss-sensitivity of different
replacement policies for associativities 2,4 and 8. ∞ indicates that the
variation in the number of misses/hits is not bounded. Note that the
values are given assuming a fully-associative cache but can be lifted to
set-associative caches by multiplying the additive (subtractive) factor by
the number of sets. The multiplicative factor remains the same.
The sensitivity is related to the analysis of preemptively scheduled
systems, since a preemption results in a change of the cache state of the
preempted task, while the subsequent execution path after preemption
remains unchanged.
3.3. Timing and Cache Analysis
Real-time systems are subject to timing constraints, induced by the
surrounding environment. In case of hard real-time systems, failing these
constraints is considered a system failure. Hence, considerable effort is
taken in order to prove the timing correctness.
This is usually done in two steps: a timing analysis derives bounds on
the execution time of tasks which are then used in a subsequent scheduling
analysis to prove the correctness of the system’s timing behavior. This
section provides an introduction to timing analysis relevant for this thesis.
For a complete overview see [97] or [101].
3.3.1. Components of a Timing Analysis
A task’s timing behavior depends on the initial processor state (including
the cache) and on the input. This dependency results in a variation of the
possible execution of the task. In general, it is computationally infeasible
to explore all different executions and thus, to derive the exact worst-case
execution time (WCET), resp. best-case execution time (BCET). Instead,
a static timing analysis can be used to derive bounds on the execution
time based on abstract models of the system. Note that the term WCET
is often used inconsistently as the worst-case execution time and as a
bound on the worst-case execution time. To clearly distinguish between
the value and its bound, we use WCET for the value and WCETB for
the upper bound; the same holds for BCET and BCETB .
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Figure 3.12.: Variation of the execution times, BCET, WCET and bounds
on BCET and WCET
For the sake of simplicity we assume a) that the initial hardware state
only depends on the initial cache state ζ and that b) the input variation
is reflected by a variation of the execution path pi. Let ET (pi, ζ) be the
execution time of the path pi on initial state ζ:
WCET = max
ζ∈Z,pi∈Π
(ET (pi, ζ)) (3.31)
BCET = min
ζ∈Z,pi∈Π
(ET (pi, ζ)) (3.32)
∀ζ ∈ Z, pi ∈ Π : BCETB ≤ ET (pi, ζ) ≤WCETB (3.33)
Conceptually, timing analysis abstracts from the concrete program se-
mantics to reduce the state space and thus, to render a derivation of
timing bounds feasible. Two main abstractions are given by the micro-
architectural analysis and the cache analysis:
Micro-architectural (pipeline) Analysis The microarchitectural analy-
sis forms an abstract pipeline model that abstracts from all non-
timing relevant features. For instance, the concrete operands of an
add-instruction do not influence the timing, while the type of the
operands (floating point, integer) does. The complexity of the model
strongly depends on the complexity of the pipeline. In the simplest
case, counting instructions suffices while complex hardware features
such as speculative execution and branch prediction, require a more
sophisticated hardware model [30, 36] (cf. Timing Anomaly).
Cache Analysis The cache analysis [62, 95, 63, 31] forms an abstract
model of the cache and the cache content. It aims at a classification
of memory accesses into hits or misses. As the cache is of utter
importance for a system’s performance, a precise cache analysis is
required for tight timing bounds. We detail an LRU cache analysis
in the next section.
Both analyses in combination are used to derive bounds on the execution
times of basic blocks.
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Further components of a static timing analysis
Besides the microarchitectural-analysis and the cache-analysis, a typical
timing analysis framework contains the following components:
• Control Flow Reconstruction that reconstructs the control-flow
graph (CFG) of the analyzed program from the executable [44, 88]1.
• Value Analysis that computes effective addresses of memory ac-
cesses [22] and bounds on the number of loop iterations or recur-
sions [58].
• Path Analysis that combines execution time bounds on the basic
blocks with the loop bounds to compute the longest path within
the CFG (typical using integer linear programming [91, 89]).
Executable
CFG Reconstruction
Static Analyses
Value Analysis
Cache Analysis
Pipeline Analysis
Path Analysis
ILP Generation
ILP Solver
WCET Bound
Figure 3.13.: Structure of a timing analysis
Figure 3.13 depicts the tool-chain of a typical timing analysis [29, 30],
such as the aiT timing analyzer2, a static timing analysis used in the
automotive and aeronautics industry. For further details on this approach
to static timing analysis see [35] and for an overview of currently available
1A precise static timing analysis must resort to the level of the linked executable as
only this level contains all timing relevant properties.
2http://www.absint.com/
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timing analyses, see [39, 97]. Note that bounding the execution time of
a task is infeasible in general as it includes solving the halting problem.
Hence, static timing analysis is only applicable to a subset of all programs.
Fortunately, hard real-time tasks are often designed with analysability
in mind avoiding certain programing features such as function pointer,
unbounded recursion, and dynamic memory allocation.
Timing Anomaly
A timing anomaly [55, 74] denotes counter-intuitive behavior of a processor
architecture where a local best-case entails a global worst-case. Typical
example is a cache miss leading to a globally shorter execution time
than a cache hit. Figure 3.14 depicts a timing anomaly due to branch
misprediction. In case of a cache hit, the result of the branch prediction is
only available after the execution of the next, falsely predicted instruction
has started. A roll-back of this instruction is necessary and leads to a
longer execution time compared to a situation of a cache miss, where
the result of the branch prediction is available before the memory access
was served. The additional execution time may not be bounded by a
cache hit instr. i roll back instr. l
cache miss instr. l
branch address
available
Figure 3.14.: Example of a timing anomaly
constant but be proportional to the total execution time, a situation
referred to as domino effect. An architecture can be classified depending
on whether it exhibits timing anomalies. [98]: A fully timing composable
architecture exhibits no timing anomaly, a compositional architecture
with constant-bounded effect exhibits timing anomalies but no domino
effects and a non-compositional architecture exhibits timing anomalies
and domino effects. ARM7, TriCore and PowerPC are claimed to be
representatives of these classes of architectures. Timing anomalies have
been proven to exist for TriCore and PowerPC, the latter also with
domino effects [12]. A formal proof of the classification of TriCore and
ARM7, however, is yet to be found.
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3.3.2. Cache Analysis
The cache analysis is a main component of the timing analysis. We present
Ferdinand’s LRU cache analysis [31] based on abstract interpretation. For
the sake of simplicity, we assume a fully-associative cache. An analysis
for a set-associative cache is then given by S parallel analyses for S fully-
associative caches. Note that most cache analyses [31, 47, 91, 62, 95, 80]
assume LRU replacement. Only recently, cache analyses for FIFO and
PLRU have been published [32, 33].
Before we start with the domain and the abstraction of the analysis, we
need to discuss how the cache analysis is used within the timing analysis
and what its requirements are.
Classification of Memory Accesses
To determine the execution time of basic blocks, timing analysis needs to
classify memory accesses into cache hits or cache misses. As timing anal-
ysis is required to deliver runtime guarantees for all possible executions,
it can assume a cache hit (miss) for a memory access, only if this memory
access always results in a hit (miss). The more memory references clas-
sified as always hits, the lower the upper bound WCETB and the more
accesses classified as always misses, the higher the lower bound BCETB .
Such a classification can not be complete; for one thing, some accesses
inflict a cache miss in one execution trace and a hit in another trace,
and for another thing, cache analysis relies on abstraction as deriving
all possible concrete cache states is computationally infeasible. We thus
end up with the classification described in Table 3.5 and a classification
function with the following signature:
Classify : M × V → {ah, am, nc} (3.34)
Table 3.5.: Memory access classification
always hit (ah) memory access always results in a cache hit
always miss (am) memory access always results in a cache miss
not classified (nc) no classification to always hit or always miss
Effective Memory Addresses
Most cache analyses rely on exact knowledge about the referenced memory
blocks; in order to decide if a memory block is cached or not, one usually
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has to know the memory block. Hence, a cache analysis for instruction
caches is thus often easier to implement. The effective memory address
solely depends on the instruction and is static during program execution.
A prior address analysis to determine the effective address of a memory
reference is not required.
Concrete Cache Semantics
Recall the definition of an LRU cache state described in Section 3.2: an
LRU cache state ζ ∈ Z is an ordered list of K elements [x1, x2, . . . , xK ]
with the most-recently used (MRU) element x1 at the first position.
ζ : M⊥ ×M⊥ × . . .×M⊥︸ ︷︷ ︸
K
(3.35)
The cache update on an access to M was defined as follows:
ULRU : M × ZLRU → ZLRU
ULRU(m, [x1, . . . , xK ]) :={
[m,x1, . . . , xi−1, xi+1, . . . , xK ] m = xi
[m,x1, . . . , xK−1] otherwise
(3.36)
The newly accessed element is put to the first position in the cache (no
matter if hit or miss). All younger elements are moved to the right, i.e.,
aged by one, possibly evicting the least-recently used element. All older
elements retain their position. We also refer to the position of an element
in the cache as the age of an element:
age : M → {0, . . . ,K − 1,∞}︸ ︷︷ ︸
Age
(3.37)
where ∞ indicates that an element is not cached. We define a helper
function to extract the ages from a given cache state:
âge : ZLRU → Age
with
âge(ζ) = λm.
{
i if m = xi
∞ otherwise (3.38)
We can define the LRU update function as a function on program points
p ∈ V :
tfLRUp : V → (ZLRU → ZLRU)
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tfLRUp (p) = λζ.ULRU(](p), ζ) (3.39)
(where ](p) extracts the accessed memory block at program point p) and
lift this function to complete paths pi ∈ Π:
tfLRU : Π→ (ZLRU → ZLRU)
tfLRU(pi) = λζ.
{
ζ if pi = 
tfLRU([p2 . . . , pn])(tf
LRU
p (p1)(ζ)) if pi = [p1, . . . , pn]
(3.40)
The collecting cache semantics are defined as follows:
CollLRU : V → 2Z
CollLRU(pn) =
⋃
s∈ Init
(⋃
{[pi]tfLRU(s)|∀ paths pi from ps to pn}
)
(3.41)
where Init ⊂ ZLRU is the set of possible initial cache states. Equa-
tion (3.42) provides the classification based on the collecting cache se-
mantics.
Classify(m, p) :=
 ah ∀ζ ∈ Coll
LRU(p) : ∃i : m = xi
am ∀ζ ∈ CollLRU(p) : @i : m = xi
nc otherwise
(3.42)
A memory block m is classified as always hit at program point p, if m
is cached in all cache states of the collecting cache semantics at p. It is
classified as always miss, if there is no cache state that contains m. The
collecting cache semantics delivers the most precise classification. Com-
puting the collecting semantics, however, is computationally infeasible
for realistically sized programs.
Abstract Semantics
The abstract LRU cache domain uses bounds on the age of memory
blocks instead of concrete ages. The abstract cache analysis consists of
two separate analyses, a may-cache analysis and a must-cache analysis.
The may-cache contains all memory blocks that may be cached at p and
the must-cache contains all memory blocks that are definitely cached at
p whenever execution reaches program point p. Hence, the may-cache
is used to predict cache misses by guaranteeing the absence of memory
blocks while the must-cache is used to predict cache hits by guaranteeing
the presence of memory blocks in the cache.
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May-Cache To bound the set of possibly cached elements, the may-
cache keeps for each memory block an upper bound
agemay : Age
on its concrete age. An abstract may-cache agemay represents the set of
concrete cache states where the concrete age of each element m is at least
agemay(m):
γmay(agemay) = {ζ | ∀m ∈M : âge(ζ)(m) ≥ agemay(m)} (3.43)
with the corresponding abstraction function α:
αmay(C) = λm.min
ζ∈C
(âge(ζ)(m)) (3.44)
On control flow joins, i.e., when two abstract cache states are combined,
the may-cache assumes the youngest age of an element:⊔
: Age×Age→ Age
age1
⊔
age2 = λm.min(age1(m), age2(m)) (3.45)
The transformer of the abstract may-cache is defined as follows:
tfmay : V → Age→ Age
tfmay(p)(age) :=
λm.

0 m = ](p)
age(m) age(m) > age(](p))
age(m) + 1 age(m) ≤ age(](p)) ∧ age(m) < K − 1
∞ otherwise
(3.46)
where ](p) is the accessed memory block at program point p. The newly
accessed element is given age bound 0 as it is now the MRU element
(first case). All older elements retain their age bound (second case) and
all younger elements age by one (third case). The interesting case is the
treatment of elements with the same age bound as the accessed one, i.e.,
age(](p)) = age(m). In a may-cache, these elements age by one: In any
concrete cache state, only one element is cached at position age(](p)).
If this element was ](p), all other elements are at a later position and
will be after the access to ](p). If any other element m was cached at
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age(](p)), we can be sure that ](p) was older and so m ages by one on
the access to ](p). Note that the analysis only needs to keep track of
elements with finite age (fourth case).
We say that control flow information age1 is more precise than age2, if
all age bounds in age1 are at least the age bounds in age2.
age1 vmay age2 ⇔ ∀m ∈M : age1(m) ≥ age2(m) (3.47)
Must-Cache To derive a set of definitely cached elements, the must-
cache keeps for each memory block a lower bound
agemust : Age
on its concrete age. Conversely to the may-cache analysis, an abstract
must-cache state agemust represents the set of concrete cache states where
the concrete age of each element m is at most agemust(m):
γ(agemust) = {ζ | ∀m ∈M : âge(ζ)(m) ≤ agemust(m)} (3.48)
with the corresponding abstraction function α:
α(C) = λm.max
ζ∈C
(âge(ζ)(m)) (3.49)
On control flow joins, the must-cache conservatively keeps the oldest age
of an element: ⊔
: Age×Age→ Age
age1
⊔
age2 = λm.max(age1(m), age2(m)) (3.50)
The transformer of the abstract must-cache is defined as follows:
tfmust : V → Age→ Age
tfmust(p)(age) :=
λm.

0 m = ](p)
age(m) age(m) ≥ age(](p))
age(m) + 1 age(m) < age(](p)) ∧ age(m) < K − 1
∞ otherwise
(3.51)
The only difference to the may-cache transfer function (Equation (3.46))
is the treatment of elements that have the same age bound as the accessed
element. As the must-cache analysis computes upper bounds on the ages,
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the accessed element ](p) was either younger than any element m with the
same age bound and hence, accessing ](p) has not changed the position
of m, or m was younger and ages by one on the access to ](p). In both
cases, the age bound of m does not need to be increased.
We say that control flow information age1 is more precise than age2, if
all age bounds in age1 are at most the age bounds in age2.
age1 vmust age2 ⇔ ∀m ∈M : age1(m) ≤ age2(m) (3.52)
Initial Cache States: If the cache can be assumed to be empty prior to
program execution (either at system start-up or after a cache flush), the
initial cache state for both analyses is given by:
agemay/mustInit = λm.∞ (3.53)
Otherwise, the initial cache is given by the abstraction of the set of initial
concrete states Init.
agemay/mustInit = α
may/must(Init) (3.54)
If the set of concrete initial cache states is not restricted in any way, the
initial may-cache state assumes that all elements are cached
agemayInit = λm.0 (3.55)
and the initial must-cache state can not guarantee any element to be
cached.
agemustInit = λm.∞ (3.56)
Classification based on the abstract cache analysis Given the upper
and lower bounds on the ages of the memory blocks, the memory access
classification is given as follows:
Classify(m, p) :=

ah agemustp (m) ≤ K − 1
am agemayp (m) > K − 1
am otherwise
(3.57)
where agemay/mustp (m) is the lower/upper age bound of m at p derived
by the must/may-cache analysis.
Let ETCl(pi, ζ) be the execution time of the path pi on initial state ζ
assuming a cache hit at each memory reference classified as always hit
and assuming a cache miss at each memory reference classified as always
miss. As static timing analysis relies on this abstract cache model, the
following holds:
∀ζ ∈ Z, pi ∈ Π : BCETB ≤ ETCl(pi, ζ) ≤WCETB (3.58)
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Example
Consider for example the following program (Collatz-conjecture test for
value n):
do {
a: if (n%2) {
b: n = n +1;
c: n=n/2
} else {
d: n=n/2
}
e: } while (n>1)
We assume a 4-way fully associative LRU cache and that each instruction
(a to e) is stored in its own memory block. An abstract cache state is
represented by 4 sets: [{b}, {a}, ∅, ∅] indicates that b is assigned abstract
age 0, a abstract age 1 and all other memory blocks are assigned age ∞.
The control-flow graph of the example program is depicted in Figure 3.15,
with the result of the must-cache analysis associated to each program
point. The upper value denotes the must-cache information before, the
lower value after execution of the program point.
[∅, ∅, ∅, ∅]
a [∅, ∅, ∅, ∅]
[{a}, ∅, ∅, ∅]
b
[{a}, ∅, ∅, ∅]
[{b}, {a}, ∅, ∅]
c[{b}, {a}, ∅, ∅]
[{c}, {b}, {a}, ∅]
d
[{a}, ∅, ∅, ∅]
[{d}, {a}, ∅, ∅]
e [∅, ∅, {a}, ∅]
[{e}, ∅, ∅, {a}]
exit
Figure 3.15.: Example of the must-cache analysis: control flow graph of
the example program and associated must-cache information
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Virtual Unrolling
The must-cache analysis is not able to predict any cache hits in this
example, which is correct as we have to conservatively assume an empty
initial cache. Although, after one iteration of the loop, a will be cached
and will remain so for the rest of the execution. The same holds for
e. However, the analysis is not able to distinguish between the first
loop iteration (cold misses) and the nth iteration where only conflict
misses occur. To remedy this problem and to increase the precision of the
analysis, virtual loop unrolling [57] can be applied. Virtual loop unrolling
artificially increases the control flow graph of the program in order to
separate the first i iterations of a loop from the remaining i+x iterations.
Figure 3.16 depicts the control flow graph of the example program after
applying virtual loop unrolling with depth one. The second accesses are
now correctly predicted as cache hits.
[∅, ∅, ∅, ∅]
a [∅, ∅, ∅, ∅]
[{a}, ∅, ∅, ∅]
b
[{a}, ∅, ∅, ∅]
[{b}, {a}, ∅, ∅]
c[{b}, {a}, ∅, ∅]
[{c}, {b}, {a}, ∅]
d
[{a}, ∅, ∅, ∅]
[{d}, {a}, ∅, ∅]
e [∅, ∅, {a}, ∅]
[{e}, ∅, ∅, {a}]
exit
a’
[{e}, ∅, ∅, {a}]
[{a}, {e}, ∅, ∅]
b
[{a}, {e}, ∅, ∅]
[{b}, {a}, {e}, ∅]
c[{b}, {a}, {e}, ∅]
[{c}, {b}, {a}, {e}]
d
[{a}, {e}, ∅, ∅]
[{d}, {a}, {e}, ∅]
e’
[∅, ∅, {a}, {e}]
[{e}, ∅, ∅, {a}]
exit
Figure 3.16.: Example of virtual loop unrolling: must-cache information
after virtual loop unrolling.
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Chapter 4
Context-Switch Costs
Mathematics allows for no hypocrisy
and no vagueness.
Stendhal (1783 - 1843)
In preemptive scheduling, a context switch occurs when a high priority
task preempts a low priority one. In such a case, the execution time of
the preempted task is increased. This increase is referred to as context
switch costs.
This chapter provides a formal definition of the context switch costs, the
cache-related preemption delay and its relation to the total execution time
of a task under preemption. Furthermore, we present the requirements
and limitations of a separate computation of the context switch costs.
Note that this chapter is partially published in [7] and [17].
4.1. The Impact of a Context Switch
Context switch costs denote the additional execution time of a task due
to the effects of preemption. First approaches in the area of schedula-
bility analysis for hard real-time systems assumed they are negligible or
subsumed by the execution time bound:
The runtime [...] can be interpreted as the maximum processing time for
a task. In this way [...] the cost of preemptions can be taken into account.
Liu & Layland [53]
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This assumption simplified substantially the analysis and the design
of preemptive systems, but is invalid for modern systems employing
caches. Context switches can have a major impact on the performance of
preemptively scheduled tasks.
In case of a context switch, three main factors increase the execution
time (see Figure 4.1):
• the pipeline has to be flushed at preemption and refilled afterwards,
• the scheduler is invoked and decides which task to execute next,
and
• preempting tasks may evict cache entries of the preempted one,
which have to be reloaded later on.
Note that the context switch costs do not include the execution time(s)
of the preempting task(s).
st
ar
t end
preemption resume
execution of
preempting task
pipeline flush/pipeline refill invocation of the scheduler
additional cache-miss penalty
Figure 4.1.: Schematic view of a context switch
The first two sources (pipeline/scheduler) are considered constant (at
least for some processors, see Section 3.3) and occur along with preemption.
The cost for the scheduler invocation can be seen as part of the preempting
task as it occurs even in case of the non-preemptive execution.
The effect of cache eviction, however, is postponed until a later point
in time. Thus, correlations between a cache miss and a prior preemption
are hard to identify. The additional execution time caused by additional
cache misses due to preemption is usually referred to as cache-related
preemption delay (CRPD).
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4.2. Cache-related Preemption Delay
The impact of a preemption on the cache is explained in Figure 4.2.
Figure 4.2a shows a non-preempted sequence of memory accesses given a
direct-mapped cache with four cache sets. In the middle of the sequence
pi (between the two accesses to d), the cache contains all memory blocks
a to d. Hence, the last four accesses will result in cache hits. Except
for the compulsory misses when data is accessed for the first time, no
conflict misses occur. Figure 4.2b shows the same sequence preempted in
the middle. Due to the cache disturbance caused by the preempting task,
e.g., accesses to x and y, two cache blocks have been evicted and need to
be reloaded when accessed next. Two more misses occur compared to the
non-preempted execution. The example also shows that the cache-related
a* b* c* d* d c b a
pi
(a) Non-preempted execution
execution of
preempting task
x y
pˆi
cache content
(a, b, c, d)
cache content
(a, x, y, d)
a* b* c* d*
pi1
d c* b* a
pi2
(b) Preempted execution
Figure 4.2.: Non-preempted (a) versus preempted (b) execution trace
assuming a direct-mapped cache of size 4. Letters a to d
denote memory blocks, a star (∗) marks a cache miss.
preemption delay occurs at a later point in the task execution.
4.2.1. Early Work on CRPD
In 1994, as caches became common in real-time systems, Basumallick
and Nilsen [11] identified the need to consider and estimate the extrinsic
cache behavior, as they name the context switch costs. Busquets-Mataix
et al. [18] proposed the first schedulability analysis (that we detail in
Chapter 8) including context switch costs. Although they identify different
possibilities to precisely bound the context switch costs, they focus on
the scheduling analysis only and use a very pessimistic bound: the delay
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to refill the entire cache. The first precise bound on the context switch
costs based on a static analysis was proposed by Lee et al. [49]. They
introduced the concept of useful cache blocks and coined the term cache-
related preemption delay. A static analysis of the preempting task was
presented by Tomiyama and Dutt [90], a combined analysis of preempted
and preempting task by Tan and Mooney [86].
These papers can be regarded as the milestones or the initial work
in this research area. We will detail the different approaches to bound
the cache-related preemption delay in Chapter 5 and the CRPD aware
response time analysis in the first section of Chapter 8.
4.2.2. Formal Definitions
This section provides formal definitions of preemption, cache-related pre-
emption delay and execution time under preemption that we later on
need to prove the correctness of the different analyses presented in this
thesis.
Let pi be the execution trace of the preempted task τ2, the sub-trace
before preemption point p is denoted by pi1 and the sub-trace after p by
pi2 (pi = pi1 · pi2). Furthermore, let ζ be the cache state of task τ2 at point
p before preemption and ζ ′ after preemption, i.e., the resulting cache
state after the preempting execution trace pˆi of τ1.
Cache-related preemption delay is given by the number of additional
misses of the execution of trace pi2 on cache state ζ times cache-miss
penalty or block-reload time CRT (compared to the execution of trace pi2
in cache state ζ ′).
CRPDP = (miss(pi2, ζ ′)−miss(pi2, ζ)) · CRT (4.1)
where miss(pi, ζ) gives the number of misses of path pi on initial cache
state ζ.
In the following, we provide definitions for preemptions and cache-
related preemption delay.
Definition 4.1 (Preemption)
A preemption pr is a pair consisting of a preemption point p ∈ V and
preempting access sequence pˆi:
pr : V × 2pi
We define a preemption point to denote always the last instruction of
the preempted task that is still executed prior to task suspension. Thus,
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the preemption at point p occurs in fact directly after the execution of
program point p.
A preempted execution of task τ is a triple consisting of an execution
trace pi of τ , a set of preemptions PR ⊆ 2Pr and an initial cache state ζ.
The set of n preemptions PR = {(q1, pˆi1), (q2, pˆi2), . . . , (qn, pˆin)} divides
the execution trace pi = [ps, . . . , pe] into a sequence of n+ 1 sub-traces
pi0 to pin:
∀ni=0 : pii = [qi, . . . , qi+1] (4.2)
with q0 = ps and qn+1 = pe.
We are now interested in the different cache states each sub-trace
executes on (for both cases, preempted (P ) and non-preempted (NP )
execution). The first sub-trace always executes on the initial cache
state ζinit. The resulting cache state (tf(pi0)(ζinit)) determines the initial
cache state for the next sub-trace. We thus end up with a recursive
definition:
ζNP0 = ζinit
ζNPi = tf(pii)(ζ
NP
i−1 )
(4.3)
The first sub-trace executes on the initial cache state ζ also in case of
preemptive execution. As there have not been any preemptions yet, there
are no differences. The difference comes with the next step, where the
initial cache state for the next sub-trace depends not only on the result
of the prior sub-trace but also on the preemption trace pˆi
ζP0 = ζinit
ζPi = tf(pˆiqi)(tf(pii−1)(ζ
P
i−1))
(4.4)
Note that cache state transformer tf : Π → (Z → Z) was defined in
Chapter 3.3.2.
Definition 4.2 (Cache-related Preemption Delay)
Cache-related preemption delay of execution trace pi ∈ 2pi on initial cache
state ζ preempted by PR ∈ 2Pr is given by:
CRPDT (pi, ζ, PR) =
(
n∑
i=0
(miss(pii, ζPi )−miss(pii, ζNPi ))
)
· CRT
In prior work, CRPD often refers to the delay for one preemption only.
Such a definition is inherently imprecise as preemptions may interact,
i.e., the costs of one preemption may depend on prior preemptions. We
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use the superscript T to denote the total CRPD and to clearly state the
difference to the CRPD for a single preemption.
Remember that ET (pi, ζ, PR) denotes the execution time of trace pi
on initial cache state ζ assuming non-preemptive execution. We now
introduce ETP (pi, ζ, PR) to denote the execution time with preemption
by PR.
Equation (4.5) presents the actual use of the cache-related preemption
delay.
ETP (pi, ζ, PR) ≤ ET (pi, ζ) + CRPDT (pi, ζ, PR) (4.5)
The total execution time under preemption is determined by the time of
non-preempted execution plus the additional delay due to preemption.
However, the actual execution time under preemption may be less than
the value given by Equation (4.5). The delay of cache-reloads may overlap
with other delays and thus, does not or does not fully contribute to the
total execution time. In case of a pipelined processor for instance, a
reload may happen in parallel to a time-intensive floating point operation
without further increasing the total execution time.
Note that the constant cost for a single preemption as caused by the
scheduler or the pipeline (see Section 4.1) is attributed and thus added
to the execution of the preempting task. This simplifies the subsequent
schedulability analysis. Note furthermore that a separate computation
of the cache-related preemption delay entails a strong restriction on the
processor, namely the restriction to timing composable architectures or
compositional architectures with constant-bounded effect. For complex ar-
chitectures exhibiting timing anomalies and domino effects, Equation (4.5)
may be optimistic and thus lead to unsound results.
4.3. Limitations of the CRPD Approach
A separate computation of the CRPD is restricted to fully timing com-
posable architecture or compositional architectures with constant-bounded
effects. Only for such architectures, we can assign each additional cache
miss a corresponding timing penalty, denoted by CRT in Equation (4.5).
The classification of architectures [98] depends on the complexity of the
processor components and on the cache.
4.3.1. Classification of Architectures
The occurrence of timing anomalies and domino effects determines the
classification of the architectures. According to Wilhelm et al. [98] there
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are three types of architectures (see Section 3.3):
Fully timing composable architectures
No timing anomalies may occur. The cache-miss penalty CRT for
additional misses due to preemption is solely determined by the
cache latency and thus, given by the time to reload a cache block.
Compositional architectures with constant-bounded effect
Timing anomalies but no domino effects can occur. The penalty
CRT contains at least the block-reload time but must also account
for any additional timing penalty a cache miss may inflict.
Non-compositional architectures
As domino effects may occur, no constant bound for an additional
cache miss exist. A separate computation of the CRPD is not
applicable [76].
Besides the need to determine the cache-miss penalty for preemption
misses, we also need to be able to bound the total number of additional
misses. This mostly depends on the cache and the cache replacement poli-
cies. Note that the domino effects are mostly caused by cache-replacement
policies.
4.3.2. CRPD and Cache Replacement Policies
First CRPD analyses either assumed direct-mapped caches or LRU re-
placement policy. Computation for other replacement schemes have been
ignored [49] or declared to be trivial [79].
Observation 4.1
In case of FIFO and PLRU, the number of additional misses due to a
single preemption is not bounded by the associativity of the cache but may
be proportional to the total execution time.
Observation 4.1 inhibits a separate computation of the cache-related
preemption delay. The methods considered and published so far always
assume that each preemption has a bounded impact only—a property
that only holds for LRU caches where a bound on a single preemption
is always given by the associativity of the cache. In general, the miss-
sensitivity [72, 73] of the replacement policy determines if a bound exists.
If a replacement policy has a miss-sensitivity greater than one, no fixed
CRPD bound exists (see Section 3.2).
In the following, we will justify Observation 4.1.
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Pseudo Least Recently Used (PLRU)
We start with pseudo least-recently used policy that mimics LRU with
lower implementation overhead. A pointer tree is used to indicate the
element evicted next. See Section 3.2 for a detailed description. The
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(b) Non-preempted execution
Figure 4.3.: Access sequences with unbounded preemption delay for
PLRU. A ∗ marks a cache miss. Sub-figure (a) shows the
evolution on the cache in case of preemption with access to
x and (b) without preemption.
corresponding access sequence for PLRU caches that causes an arbitrarily
high CRPD is described by the regular expression
(bcabcd)∗ (4.6)
As the sequence contains only elements already cached prior to preemption,
no cache misses occur in case of non-preempted execution. During
preemption, however, the element x replaces a. Since the sequence
rejuvenates the element x such that it remains cached, the other four
elements a, b, c, d have to compete for the remaining three places. This
leads to an arbitrary number of misses.
First-In First-Out (FIFO)
Similar to PLRU, we can easily construct an access sequence and a
preemption scenario that leads to an arbitrarily high CRPD in case of
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FIFO replacement policy (see Figure 4.4). The corresponding access
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(b) Non-preempted execution
Figure 4.4.: Access sequence with unbounded preemption delay (FIFO).
A ∗ marks a cache miss. Sub-figure (a) shows the evolution
on the cache in case of preemption with accesses to x and y
and (b) without preemption.
sequences for FIFO caches that causes an arbitrarily high CRPD is
described by the regular expression
ba(cba)∗ (4.7)
After the access to a and b, the same elements are cached in both cases,
but the order differs. This little change on the order of cached elements
will never even out and eventually cause an arbitrarily high number of
additional misses due to preemption. Note that the access sequence also
leads to misses in the non-preemptive case. However, the number of
misses per iteration differs (3 in case of non-preempted execution versus
5 in case of preempted execution).
Least Recently Used (LRU)
Each of the access sequences with unbounded preemption delay in case
of PLRU, FIFO and MRU have a bounded delay in case of LRU. Two
different LRU states converge after at most K distinct accesses, where
K is the cache associativity. The LRU replacement policy does not
distinguish between a cache miss and a cache hit in the sense that the
least recently accessed memory block is always moved to the (logical)
first position, all younger elements are aged by one. In addition, the age
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of an element can only decrease if this element was accessed—in all other
cases, the age of a memory block is monotonically increasing. Thus, two
different cache states converge after at most K different accesses, and so,
at most K additional misses due to preemption can occur. For further
information on cache-replacement policies, see [72]
4.4. Other Approaches to the Analysis of
Preemptive Systems
Besides a separate computation of the CRPD, other approaches exist to
handle preemption overhead due to caches. These approaches can be
divided into the following groups:
(i) avoid inter-task cache interference by cache partitioning.
(ii) derive timing bounds including the context switch costs.
(iii) adapt the scheduling policy to reduce number of preemptions.
(iv) replace caches by more predictable hardware.
The following sections details these different approaches.
Cache Partitioning/Cache Locking
Cache partitioning [61, 99, 69, 48] and cache locking [70, 92, 93] are
techniques to completely avoid cache-related preemption delay. In the
first case, each task is assigned a dedicated part of the cache to guarantee
that a preempting task can not evict cache blocks of another one. Cache
partitioning is implemented either in hardware by means of a memory
management unit (which is not common in hard-real time systems) or in
software with the help of adapted compilers, often resulting in substantial
code-changes required to ensure that the task only accesses its dedicated
cache-partition [61]. In the second case, cache locking [92], cache lines
are locked such that a preempting task can not evict locked data. In
static cache locking, data is loaded to cache and locked for the entire
task execution while dynamic cache locking only locks data for some
predefined code regions. Both techniques trade inter-task with intra-task
cache conflicts, hence paying for the reduced cache-related preemption
delay by a possible increase of the worst-case execution time of some
tasks. To our best knowledge, cache partitioning, resp. cache locking
techniques have not yet been compared to a precise CRPD analysis.
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Instead, techniques have been compared against each other [70, 54] and
against uncached systems [92, 93]. Note that cache partitioning and cache
locking only avoid cache-related preemption delay. Timing anomalies and
domino effects may also be caused by other history sensitive processor
features such as branch-target buffers. Hence, both techniques are also
not applicable in case of non-compositional architectures.
Preemption Cost as Part of the Execution Time Bound
Liu and Layland’s [53] assumption of negligible context switch costs can
be restored by subsuming these costs in the execution time bound. An
analysis to compute such an extended timing bound has been proposed
by Schneider [76]. The analyses relies on the pessimistic assumption that
a preemption occurs at each program point, evicting each useful cache
block (the last assumption was weakened in [5] considering the specific
memory mapping). The execution time bound is valid for each preemption
scenario, but overly pessimistic. However, this is the only approach to the
analysis of preemptive systems in case of non-compositional architectures.
Reducing Number of Preemptions
Obviously, non-preemptive scheduling does not suffer from additional
preemption costs. As some task sets, however, are only schedulable pre-
emptively, completely avoiding preemption is not an alternative. Instead,
the overall preemption costs can be reduced by reducing the number
of preemptions. Scheduling policies aiming at such a reduction employ
adapted scheduling policies [27] or settle in between fully preemptive and
non-preemptive systems. Examples of the latter class are non-preemption
groups [24], preemption thresholds [45, 71, 94], FP-FIFO scheduling [59]
and co-operative scheduling where preemption is restricted to a set of
possible preemption points or disabled for a predefined time (also of-
ten referred to as deferred preemption). Recently, Bertagno [13, 14] et
al. extended co-operative scheduling by an algorithm that selects optimal
preemption points for co-operative scheduling. However, these approaches
constitute an alternative only to the applied scheduling policy, not to the
computation of CRPD bounds. As preemptions may still occur, bounds
on the CRPD are still required.
Hardware Alternatives–Scratchpads
Recent research aims at the design of more predictable hardware archi-
tectures. Examples are the Pret Machine [28] and the Prompt Design
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Principles [96]. The use of scratchpad memories [67] as an alternative
to caches is common in many of these approaches. Initially meant to
reduce power consumption of an embedded device [82], scratchpads are
nowadays advocated as means to increase a system’s predictability. Simi-
lar to caches, scratchpads are small but fast memories located close to
the processor. Contrary to the dynamic behavior of caches, the decision
which data to store in a scratchpad is taken statically at pre-runtime.
Hence, scratchpads are not transparent to a system designer (such as
caches) but map to the address space resulting in non-uniform access
latencies. Scratchpads were used preferably in static non-preemptive
systems. Recent implementations, however, also allow efficient use in
preemptive systems [83]. Nevertheless, scratchpad memories have not
yet replaced caches—and probably will not in the near future. For one
thing, many systems employ caches and scratchpads side by side, and
for another thing, scratchpads are only used in architectures specifically
designed for embedded systems. Many system designs, however, must
resort to low-cost, off-the shelf general-purpose hardware.
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Chapter 5
Bounding Cache-Related
Preemption delay
(Related Work)
From the errors of others, a wise
man corrects his own.
Publilius Syrus (1st century BC)
This chapter provides a survey of the state of the art in the computation
of the cache-related preemption delay (CRPD). It also serves as starting
point for the CRPD analyses presented in Chapter 6 and Chapter 7 as
well as for the CRPD-aware response time analyses in Chapter 8. Note
that this chapter is published in [7]
5.1. Useful Cache Blocks; Lee’s Original
Approach
In 1996, Lee et al. [49] introduced the concept of useful cache blocks to
bound the CRPD: in case of preemption at program point p, a memory
block m that may be cached at p and may still be cached at its next
reuse may cause an additional cache miss.
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Definition 5.1 (Useful Cache Block (UCB))
A memory block m is called useful at program point p, if
a) m may be cached at p and
b) m may be reused at program point p′ that may be reached from p
without eviction of m on this path.
The function
UCB : V → 2M
assigns each program point the corresponding set of UCBs, i.e., UCB(p)
is the set of useful cache blocks at program point p, and
UCBs : V → 2M
picks those UCBs at a program point that map to cache set s with⋃
s
UCBs(p) = UCB(p)
Note that Definition 5.1 adheres to the original definition of UCBs by Lee
at al. (relying on the rather vague information of may be cached, may
be reused). The refined version of useful cache blocks that we present in
Chapter 6 resorts to the path semantics.
From this definition, we can directly step forward to a bound on the
cache-related preemption delay as given by Equation (5.1).
CRPDUCBP : (V → 2M )× V → N
CRPDUCBP (UCB, P ) = CRT · |UCB(P )| (5.1)
The cardinality of the set of useful cache blocks at p gives an upper bound
on the number of additional cache misses due to preemption. Each of
these misses incurs an additional delay of CRT cycles. A global bound
on the preemption cost for preemption at any point in the program is
given by the worst-case preemption point p ∈ V , i.e., the preemption
point causing the highest delay:
CRPDUCB : (V → 2M )→ N
CRPDUCB(UCB) = max
p∈V
{CRPDUCBP (UCB, P )} (5.2)
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Without any further ado, we can plug-in the bound on the CRPD to
determine a bound on the execution time of a task under preemption:
WCETB + n · CRPDUCB(UCB) (5.3)
where n is the number of preemptions. The correctness of the formula
relies on two assumptions. First, timing analysis provides a valid bound
on the uninterrupted execution time of a task, here denoted by WCETB ,
independent of the initial cache state ζ and the actual execution trace pi:
WCETB ≥ ET (pi, ζ) (5.4)
Second, Equation (5.2) provides a bound on the CRPD for any single
preemption and so, n times this value bounds the total CRPD:
|PR| · CRPDUCB(UCB) ≥ CRPDT (pi, ζ, PR) (5.5)
5.2. Evicting Cache Blocks
Each memory block of the preempting task that is cached during the
task’s execution may potentially evict cache blocks of the preempted task.
We call such memory blocks evicting cache blocks.
Definition 5.2 (Evicting Cache Blocks (ECB))
A memory block of the preempting task on path pˆi is called an evicting
cache block, if it is accessed during the execution of the path pˆi. The
function
ECBΠ : Π→ 2M
extracts the evicting cache blocks on a path, i.e., ECBΠ(pˆi) delivers the
set of all memory blocks accessed on path pˆi. The set of all evicting cache
blocks of a task τj is then defined as the union of the ECBs of all paths
of task τj:
ECBτj =
⋃
pˆi∈Πτj
ECBΠ(pˆi)
We denote the set of evicting cache blocks that map to cache set s by
ECBs ⊆ 2M with ⋃s ECBs = ECB.
Although direct-mapped caches can be considered a special case of a K
way set-associative cache with K = 1, deriving a precise bound on the
cache-related preemption delay for direct-mapped caches turns out to be
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much easier. Tomiyama et al. [90] proposed to count the number of cache
sets to which at least one evicting cache block maps.
CRPDECB : 2M → N
CRPDECB(ECB) = CRT · |{s | ECBs 6= ∅}| (5.6)
Equation (5.6) is only valid for direct-mapped caches. To our best
knowledge, no approach for set-associative caches solely based on the
number of evicting cache blocks has been proposed.
Busquets-Mataix et al. [18] identified first the possibility to use the
number of cache blocks of the evicting task to compute a bound on the
CRPD, yet Tomiyama et al. [90] proposed the first analysis based on the
evicting cache blocks.
5.3. Combining ECBs and UCBs
Again, we start with direct-mapped caches. Negi [64] and Tan [86]
proposed to refine Equation (5.6) by counting only those cache sets that
may contain a useful cache block of the preempted task τi (where τj
denotes the preempting task):
CRPDUCB&ECBP : (V → 2M )× 2M × V → N
CRPDUCB&ECBP (UCBτi ,ECBτj ) =
CRT · |{s | ECBsτj 6= ∅ ∧UCBsτi(p) 6= ∅}| (5.7)
CRPDUCB&ECB : (V → 2M )× 2M → N
CRPDUCB&ECB(UCBτi ,ECBτj ) =
max
p∈V
{CRPDUCB&ECBP (UCBτi ,ECBτj )} (5.8)
Tan and Mooney [86] presented a generalization of Equation (5.7) for
LRU caches. For each cache set s and each program point p, they compute
the minimum of the UCBs at p, the ECB and the associativity (K) of
the cache:
CRPDUCB&ECB : (V → 2M )× 2M → N
64
5.4. Deriving the Set of UCBs/ECBs
CRPDUCB&ECBP (UCBτi ,ECBτj ) =
CRT ·
∑
s
min(|UCBsτi(p)|, |ECBsτj |,K) (5.9)
Although Equation (5.9) seems to be logical generalization of Equa-
tion (5.7), it does not provide a valid upper bound on the cache-related
preemption delay.
Observation 5.1
In case of set-associative caches, the number of ECBs is not a bound on
the number of additional misses due to preemption.
The example from Figure 5.1 proves Observation 5.1 and also provides a
counterexample to Equation (5.9). We assume a 4 way set-associative
LRU cache. After preemption with only one ECB x, the cache contains
all but one cached element of before. However, each new access will lead
to a cache miss and evict the element accessed next. This domino effect
leads to a total of 4 cache misses and all of them due to preemption with
one ECB only.
x
pˆi
d
c
b
a
MRU
LRU
x
d
c
b
a* b* c* d*
pi1
a* b* c* d*
pi2
Figure 5.1.: Optimism of the naive UCB/ECB combination for LRU
caches: execution trace on a 4 way LRU cache with preemp-
tion with one ECB but 4 additional cache misses.
5.4. Deriving the Set of UCBs/ECBs
UCB Analysis
To determine whether a memory block is useful at a given program point
p, we need to ascertain whether there exists a path on which p is useful.
To this end, we split each path through p into two parts: one that ends
in p and one that starts in p.
For each memory block m, we derive for the first path (the one that
ends in p), the number of accesses from the last use of m to program
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point p, and for the second path (the one that starts in p), the number of
accesses from program point p to its next reuse. If the number of accesses
to different memory blocks on the path ending in p is larger than the
associativity of the cache, we can conclude that m is not cached at p. If
the number of accesses to different memory blocks on the path starting
in p is larger than the associativity of the cache, we can conclude that
m will not survive in the cache (if it was cached at p). We denote the
number of accesses on path to, resp. on path from program point p as the
forward age (age→), resp. backward age (age←). As we are interested in
an over-approximation of the set of UCBs, we keep the minimal ages at
the joins. Hence, forward and backward ages are computed according to
the may-cache analysis described in Chapter 3.3 (in case of the backward
age, the may analysis is employed as a backwards analysis). The set of
UCBs is then given as follows:
UCB(p) ⊆ {m | age←(p)(m) < K} ∩ {m | age→(p)(m) < K} (5.10)
Lee’s original UCB-analysis employs abstract cache states very simi-
lar to the abstract cache semantics (see Section 3.3). For the sake of
completeness, we describe the complete UCB analysis in Appendix A.
Negi et al. [64] and later Staschulat et al. [80] proposed analyses based
on the collecting cache semantics (see Section 3.2, Equation (3.41)). Such
analyses are potentially more precise, yet computationally infeasible for
realistically sized programs [43].
ECB Analysis
The analysis of ECBs is comparably simple. It suffices to collect all
memory blocks accessed during a task’s execution. Although the set of
evicting cache blocks is defined as the set of all memory blocks possibly
accessed during a task’s execution, the impact of the preempting task
on the useful cache blocks in each cache set is always limited by the
associativity. Hence, it suffices to consider only up to associativity-many
ECBs per cache set and so, the may-cache analysis can be used for the
derivation of the ECBs.
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Chapter 6
Definitely-Cached Useful
Cache Blocks
All truths are easy to understand
once they are discovered; the point is
to discover them.
Galileo Galilei (1564 - 1642)
In 1996, Lee et al. [49] proposed the first static analysis of the cache-
related preemption delay. To this end, they introduced the concept of
useful cache blocks to denote cache blocks of the preempted task that
may need to be reloaded in case of preemption. Since then, this concept
has been applied and extended in various way while keeping the basic
idea unmodified.
In this chapter, we identify substantial pessimism in the CRPD analyses
based on useful cache blocks. We introduce a new, precise concept for
the CRPD analysis, the definitely-cached useful cache blocks (DC-UCB),
and prove the correctness of the analysis. All CRPD equations provided
in Chapter 5 are also valid for DC-UCBs. Note that the results presented
in this chapter are partially published in [2].
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6.1. Pessimism in Lee’s Approach
Timing analysis for non-preemptive execution and the CRPD analysis are
treated in isolation. Although this approach provides some natural sepa-
ration of concerns, it is inherently imprecise. To detail this imprecision,
we have to take a close look at the cache analysis used in both cases.
As presented in Section 3.3, a static timing analysis uses an under-
approximation of the cache contents to predict the number of cache
hits and an over-approximation to predict the number of cache misses
(see Table 3.5). The corresponding analyses are the must-cache analysis
(under-approximation) and the may-cache analysis (over-approximation).
A cache miss can only be excluded if the memory access is classified as
always hit by the must-cache analysis:
always hit (ah) memory access always results in a cache hit
always miss (am) memory access always results in a cache miss
not classified (nc) no classification as always hit or always miss
To provide a conservative bound on the cache-related preemption delay,
an over-approximation of the cache content is needed. Each memory
block that may be cached may lead to an additional cache miss due to
preemption. Hence, Lee et al. [49] rely on the results of a may-cache
analysis.
a b c d
e f g h
a b c d
program point p
may-cache ({a, e}, {b, f}, {c, g}, {d, e})
must-cache (∅, ∅, ∅, ∅)
Figure 6.1.: Over-approximation of WCET and CRPD analysis. Execu-
tion of a preempted task and a direct-mapped cache with 4
cache sets.
What happens to the memory accesses part of the may, but not of
the must-cache (i.e., neither classified as always miss nor as always hit)?
Such an access is considered a cache miss both within timing analysis
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and within CRPD analysis. Hence, these accesses may contribute twice
to the overall execution time bound under preemption. The imprecision
of the cache analysis accumulates and results in a pessimistic total bound.
See Figure 6.1 for an example. We assume a direct-mapped cache with 4
cache sets and preemption at program point p. The second accesses to a,
b, c and d are considered to inflict cache misses by the timing analysis
and by the CRPD analysis.
6.2. Definitely-Cached UCBs
A bound on the cache-related preemption delay is used in most cases—if
not in all—in combination with a bound on the execution time. Remember
that we are aiming at a bound on the execution time of a task under
preemption. We are thus only interested in the additional delay due to
preemption (with respect to the non-preempted execution time). To this
end, we change the definition of useful cache blocks to compute only this
additional delay. We need to restrict the set of useful cache blocks to
accesses considered hits by the timing analysis.
Definition 6.1 (Definitely-cached UCB on a path)
Let pi be a execution path, p and p′ two program points on pi with p prior
to p′ and ζ a cache state. A memory block m is called a definitely-cached
useful cache block (DC-UCB) at program point p on path pi with initial
cache state ζ, if
a) m is cached at p,
b) m is reused at program point p′ that is reached from p and is cached
along the path to its reuse, and,
c) m is considered a cache hit at p′ by the timing analysis.
The function
DC-UCBΠ : Π× Z × V → 2M
assigns each program point on a path the corresponding set of DC-UCBs,
i.e., DC-UCBΠ(pi, ζ, p) is the set of definitely cached useful cache blocks
at program point p on path pi and initial cache state ζ.
Definition 6.2 (Definitely-cached UCB at a program point)
A memory block m is called a definitely-cached useful cache block (DC-
UCB) at program point p, iff there is at least one path pi such that m is a
DC-UCB at p on path pi. The function
DC-UCB : V → 2M
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assigns each program point the corresponding set of definitely-cached useful
cache blocks, i.e., DC-UCB(p) is the set of definitely cached useful cache
blocks at program point p.
m ∈ DC-UCB(p)⇔ ∃pi ∈ Π, ζ ∈ Z : m ∈ DC-UCBΠ(pi, ζ, p)
DC-UCBs : V → 2M : assigns each program point the set of DC-UCBs
mapping to cache set s.
Definitely-cached useful cache blocks rely on the memory access classifica-
tion of the timing analysis (see Section 3.3). A cache block may only be
considered to inflict an additional cache miss, if it was treated as a cache
hit within the timing analysis. Obviously, the set of DC-UCBs is a subset
of the set of UCBs at any program point p: DC-UCB(p) ⊆ UCB(p).
Consider the example illustrated in Figure 6.1. The set of UCBs at p
contains all four memory accesses a to d, the set of DC-UCBs none. A
preemption at p may inflict four misses not present in the non-preempted
execution. But all of them are already considered cache misses by the
timing analysis.
Remark
Note that Lee et al. [50] implicitly use the notion of DC-UCB in UCB
analysis of data caches: they focus only on static addressing of data
accesses; dynamic accesses are considered as cache misses by their timing
analysis. Hence, the computed CRPD bound only denotes the additional
cache misses due to preemption in case of unknown memory accesses
(e.g., if no precise effective memory address is available, see Section 3.3).
The CRPD bounds based on DC-UCBs are defined analogously to
those based on UCBs. Equation (6.1) defines a bound on the CRPD for
preemption after program point p
CRPDUCBP : (V → 2M )× V → N
CRPDUCBP (DC-UCB, p) = CRT · |DC-UCB(p)| (6.1)
A global bound on the preemption cost for preemption at any point in
the program is described by Equation (6.2)
CRPDUCB : (V → 2M )→ N
CRPDUCB(DC-UCB) = max
p∈V
{CRPDUCBP (DC-UCB, p)} (6.2)
The bound on the execution time under preemption is defined analogously:
WCETB + n · CRPDUCB(DC-UCB) (6.3)
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6.2.1. Correctness
A preemption-cost bound based on the set of definitely-cached useful
cache blocks does not necessarily bound the actual preemption cost. This
means that there exists an execution path, an initial cache state and a
set of preemptions such that the actual preemption costs are larger than
the bound computed using DC-UCBs:
∃pi, ζ, PR : n · CRPDUCB(DC-UCB) < CRPDT (pi, ζ, PR) (6.4)
Thus, to prove the correctness of the DC-UCB approach, we have to
show that Equation (6.3) bounds the execution time of a task under
preemption. Note that we assume LRU or direct-mapped caches.
Theorem 6.1
The execution of a task under preemption is bounded by the execution time
bound for non-preemptive execution and n times DC-UCB CRPD-bound
as derived by Equation (6.2) (where n denotes the number of preemptions):
∀pi, ζ, PR : ETP (pi, ζ, PR) ≤WCETB + |PR| · CRPDUCB(DC-UCB)
We prove this theorem in two steps. First, we prove the correctness of
the UCB approach and then establish the connection to DC-UCBs.
Theorem 6.2
Each additional cache miss m at p′ due to preemption by the set PR is
contained in the set of UCBs of at least one preemption point.
Proof
Let p be the earliest preemption point prior to program point p′. Such
a preemption point prior to the additional cache miss must exist as
we assume that both execution traces (non-preemptive and preemptive
execution) start with the same initial cache state. The first difference
in execution can thus only occur after the first preemption. We need to
prove that
a) m has not been accessed on path [p, . . . , p′]
b) m has been cached at p
c) m is cached along the path to its reuse [p, . . . , p′] in case of non-
preempted execution
We prove claim a) by contradiction. Assume there is an access to m at
program point pˆ within the path from p to p′. In this case, m would have
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the same cache position at pˆ and so also p′. After the access to m at pˆ,
m is stored at the first position in the cache (remember that we assume
LRU or direct-mapped caches). From pˆ on, the cache position of m is
equal in both cases, preempted and non-preempted execution—again due
to the restriction to LRU/direct-mapped caches and the property that a
cache hit and cache miss result in the same cache update. Thus, as we
have a cache hit in the non-preemptive execution, we also have a cache
hit in the preemptive case. This is a contradiction to the assumption that
m is an additional cache miss at p′. From a), we can deduce b) and c)
directly: as there has been no access to m from p to p′ but a cache hit at
p′, m must be cached at p and can not be evicted on this path. Thus m is
a UCB at p. 
Hence, each memory block that causes an additional cache miss due to
preemption is contained in the set of UCBs of at least one preemption
point. As the proof relies on specific properties of LRU caches, Theo-
rem 6.1 is not valid for FIFO or PLRU caches: Misses and hits may result
in different cache updates and thus, cache change at preemption point
p may have an unbounded effect as shown in Section 4.3. We can now
proof the correctness of Theorem 6.1
Proof
By construction of the timing analysis, we know that the derived timing
bound is an upper approximation of the execution time of a task under
each possible initial cache state and actual execution path:
∀pi, ζ : ET (pi, ζ) ≤WCETB (6.5)
Recall the classification of memory accesses to always hit, always miss
and not classified from Section 3.3. Based on this classification, a timing
analysis conservatively assumes that each cache access that can not be
proven to inflict a cache hit may also inflict a cache miss. Hence, the
timing bound WCETB is also valid for any execution of the task, where
each cache block not classified as always hit inflicts a cache miss. Let
ETCl denote the execution time of such an execution:
∀pi, ζ : ETCl(pi, ζ) ≤WCETB (6.6)
We now compare the execution trace pi of a task where assuming a cache
miss for each cache access to an element not classified as always hit with
the same execution trace assuming preemption at PR. Let m be a memory
block accessed at p′ that inflicts an additional miss due to preemption.
We can conclude that m must have been considered a cache hit at p′ by
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the timing analysis. Furthermore, Theorem 6.1 states that there is a
preemption point p, such that m ∈ UCB(p).
ETP (pi, ζ, PR)
≤ ETCl(pi, ζ) +
∑
(p,pi)∈PR
CRT · |DC-UCB(p)|
≤WCETB +
∑
(p,pi)∈PR
CRT · |DC-UCB(p)| Eq. (6.6)
= WCETB +
∑
(p,pi)∈PR
CRPDUCBP (DC-UCB, p) Eq. (6.1)
≤WCETB +
∑
(p,pi)∈PR
CRPDUCB(DC-UCB) Eq. (6.2)
= WCETB + |PR| · CRPDUCB

6.3. Deriving the Set of DC-UCBs
If an element is classified as always hit (ah) at its reuse, it is also classified
as always hit along the path to its reuse. This insight allows for a simple
DC-UCB analysis. It suffices to intersect the set of UCBs at program point
p (as derived for instance by the UCB analysis presented in Appendix A)
with the must-cache information at p (i.e., the set of memory blocks with
upper age bound < associativity).
DC-UCB(p) ⊆ UCB(p) ∩ {m | Classify(m, p) = ah} (6.7)
As the example depicted in Figure 6.2 shows, this approach may be
imprecise. Timing analysis needs to consider both paths reaching the
second access to memory block a. Thus, it can not guarantee a to be a
hit. However, on the upper path after the first access to a, a is considered
to be cached on the sub-path. If we compute the set of DC-UCBs using
Equation (6.7), we would consider a to be a DC-UCB on this path,
although it is already considered a cache miss at its next access.
Therefore, we present an alternative derivation of the DC-UCBs. A
backwards analysis that computes at each program point p a set of
memory blocks, such that for each memory block m ∈ DC-UCB(p) there
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a
preemption
a
Figure 6.2.: Pessimism of a naive DC-UCB analysis: In case the set of
DC-UCBs is computed by an intersection of the set of UCBs
with the must-cache, memory block a is falsely considered a
DC-UCB.
exists a path on which m is reused at its next access pn and m is classified
as always hit at pn:
m ∈ DC-UCB(pi)⇔ ∃[pi, . . . , pn] ∈ Π :
](pn) = m ∧ Classify(m, pi) = ah ∧ ∀n−1j=i ](pj) 6= m (6.8)
As this property is important for the DC-UCB analysis, we define a
function Els that checks for this property:
Els : V ×M → {true, false}
Els(pi,m) =

true if pi = [p1, . . . , pn] · pi′ ∧ ](pn) = m
∧Classify(m, p) = ah ∧ ∀n−1j=i ](p) 6= m
false otherwise
(6.9)
We formulate this analysis as an abstract interpretation.
Concrete Semantics
The set of DC-UCBs at program point p is the set of memory blocks, for
which Property (6.8) holds on at least one concrete path pi ∈ Π starting
in p. As we argue about paths, we resort to the path-based backwards
collecting semantics, i.e., the set of all concrete paths that emanate from
a program point:
Coll←Π : V → 2Π
Coll←Π (p) = {pi | pi ∈ Π ∧ pi = [p, . . . , pn]} (6.10)
For the sake of completeness, we also present the concrete transformer
defined as a function that prepends the current program point to each
path of the control flow information:
tfC : V → (2Π → 2Π)
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tfC(p)(S) := {p · pi | pi ∈ S} (6.11)
Given the collecting semantics at program point p, the precise set of
DC-UCBs can be extracted by means of the function Els:
DC-UCB(p) = {m | ∃pi ∈ Coll←Π (p) : Els(pi,m)} (6.12)
Abstract DC-UCB Analysis
As the collecting semantics are prohibitively large, we present an abstract
analysis using an efficient representation. Instead of computing all paths
emanating from a program point and then extracting the set of DC-UCBs,
the abstract analysis computes an approximation of the DC-UCBs directly.
The domain of the analysis is the powerset of the set of memory blocks:
D : 2M (6.13)
with subset ordering ⊆. The abstract DC-UCB analysis is a backwards
analysis with the following transformer:
tf : V → (2M → 2M )
tf(p)(S) =
 S ](p) = ⊥S ∪ {](p)} Classify(](p), p) = ah
S \ {](p)} Classify(](p), p) 6= ah
(6.14)
In case the instruction at program point p accesses no memory block,
i.e., ](p) = ⊥, we do not change the control flow information. If program
point p accesses an element ](p) classified as always hit at p, we add this
element to the set of DC-UCBs; from now on, there is a path satisfying
Property (6.8) for the accessed memory block. If the accessed element
](p) is not classified as always hit, we remove this element from the set of
DC-UCBs as each new path (with p prepended) violates Property (6.8)
for memory block ](p).
Theorem 6.3 (Monotonicity)
The abstract transformer of the DC-UCB analysis tf is monotone:
∀p ∈ V : ∀a, b ∈ 2M : a ⊆ b⇒ tf(p)(a) ⊆ tf(p)(b)
See Appendix B for a proof of Theorem 6.3. As we are interested in a
safe over-approximation of the set of DC-UCBs at each program point,
we need to compute the union of the set of DC-UCBs at all joins.
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Connecting Abstract and Concrete Domain
The concretization γ for the abstract domain is given by a set of all paths,
such that Property (6.8) only holds for elements that are contained in
the set of DC-UCBs:
γ : 2M → 2Π
γ(S) := {pi | pi ∈ Π : ∀m ∈ (M \ S) : ¬Els(pi,m)} (6.15)
In other words, γ(S) contains all paths from Π except those on which
memory blocks not contained in S are considered a DC-UCB. The func-
tion γ allows us to state the local consistency of the abstract DC-UCB
transformer (with respect to the path-based semantics):
Theorem 6.4 (Local Consistency)
The abstract transformer tf and the concrete transformer tfC are locally
consistent:
∀S ∈ 2M : ∀p ∈ V : (tfC(p))(γ(S)) ⊆ γ((tf(p))(S))
Proof of Theorem 6.4 can be found in Appendix B.
The abstraction of a set of paths is given by the set of memory blocks
for which Property (6.8) holds on at least one path:
α : 2Π → 2M
α(S) := {m | ∃pi ∈ S : Els(pi,m)} (6.16)
The functions α and γ are sound, i.e., abstracting a set of paths and then
concretizing the results yields a superset of the initial set of paths.
Theorem 6.5 (Soundness of the Abstraction)
The tuple (γ, 2MΠ) is a sound abstraction of (2Π, α) with subset-ordering,
i.e.,
∀S ∈ 2Π : S v γ(α(S))
holds.
Hence, a set of paths S is conservatively approximated by α(S). Thus,
Theorem 6.5 relates the concrete to the abstract semantics and allows to
compute the set of DC-UCBs in the abstract domain.
Given the soundness of the abstraction and local consistency of tf and
tfC , we can conclude that the results of the abstract analysis are a sound
over-approximation of the set of DC-UCBs at program point p. Note
that a fixed-point is computable as the domain M (resp. MΠ) is finite
and tf is monotone (see Theorem 2.1 and 2.2).
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Example
Figure 6.3 depicts an example of the DC-UCB analysis on a virtual
unrolled control-flow graph (see Section 3.3). Memory blocks a and e are
DC-UCBs after the first access to a, resp. to e; from these points on, a
path exists to a next reference to a, resp. b such that this next access is
classified as always hit (second accesses to a and e). According to the
previous notion, a, e and b, c, d were useful.
Implementation Issues
In contrast to the basic UCB analysis, we do not need to adapt this
analysis to set-associative caches. The complete cache structure is hidden
in the memory access classification queried by the DC-UCB analysis, i.e.,
we do not need to run S DC-UCB analyses in parallel (where S is the
number of cache sets). The DC-UCB analysis is part of the aiT timing
analyzer for the ARM7 target architecture [42].
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∅
a ∅{a}
b
{a}
{a}
c{a}{a}
d
{a}
{a}
e {a}{a, e}
exit
a’
{a, e}
{a, e}
b
{a, e}
{a, e}
c{a, e}{a, e}
d
{a, e}
{a, e}
e’
{a, e}
{a, e}
exit
Figure 6.3.: Example of the DC-UCB Analysis
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Chapter 7
CRPD for LRU
Caches—Resilience Analysis
It’s so much easier to suggest
solutions when you don’t know too
much about the problem.
Malcolm Forbes (1919 - 1990)
We have seen in Chapter 5 that no valid bound on the cache-related
preemption delay for LRU caches based on ECBs and UCBs has been
published so far. Not even a bound based solely on the ECBs has been
proposed; only for the special case of direct-mapped caches valid and
sound bounds exist.
In this chapter, we tackle this problem and present valid CRPD analyses
for LRU caches that incorporate both sides, the preempting task and the
preempted task. We start with a simple, shallow combination assuming
that one ECB always displaces all UCBs of the same cache set. This
assumption is sound but pessimistic; a useful cache block may survive a
preemption even if the preempting task uses the same cache set. Hence,
we present a second, in depth combination of UCBs and ECBs and
introduce the notion of resilience of a UCB. The resilience determines the
amount of disturbance due to preemption, i.e., the number of additional
accesses such that a cache block remains useful.
In addition to the notion of resilience and the CRPD bounds for LRU
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caches, we present a resilience analysis based on abstract interpretation
and prove its correctness. Note that the approaches in this chapter can
be applied to both notions of UCBs, the original concept by Lee et al. [49]
and the concept of DC-UCBs presented in the previous chapter. The
results presented in this chapter are partially published in [6].
7.1. CRPD for LRU Caches
From Observation 5.1 we know that a single evicting cache block suffices
to displace all useful cache blocks of the same cache set. If we have only
the set of ECBs at hand to determine an upper bound on the number
of additional reloads, we have to assume that up to associativity-many
reloads happen in each cache set to which at least one ECB maps:
CRPDECB : 2M → N
CRPDECB(ECB) = CRT ·
(∑
s
xs
)
xs =
{
K if ECBs 6= ∅
0 if ECBs = ∅
(7.1)
Note that considering only the effect of the preempting task, i.e., the
evicting cache blocks of the preempting task, abstracts from the actual
preemption point. Hence, we do not need to compute the maximum over
all preemption points to derive a global CRPD bound. Correctness of
Equation (7.1) is obvious. If the preempting task accesses no cache blocks
mapping to cache set s, the cache state of set s remains unchanged and no
additional cache miss in s can occur. If there is an ECB mapping to s, we
assume the worst-case, i.e., each cached memory block of the preempted
task is evicted and causes an additional reload. This assumption can be
easily relaxed by just considering the actual set of useful cache blocks at
cache set s:
CRPDUCB&ECBP : (V → 2M )× 2M × V → N
CRPDUCB&ECBP (UCB,ECB, p) = CRT ·
(∑
s
xs
)
xs =
{ |UCBs(p)| if ECBs 6= ∅
0 if ECBs = ∅
(7.2)
CRPDUCB&ECB : (V → 2M )× 2M → N
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x
pˆi
d
c
b
a
MRU
LRU
x
d
c
b
a* b* c* d*
pi1
b c d
pi2
Figure 7.1.: Pessimism of the shallow ECB/UCB combination: Execution
trace on a 4-way LRU cache with preemption with one ECBs
and three UCBs, but no additional cache misses.
CRPDUCB&ECB(UCB,ECB) = max
p∈V
{CRPDUCB&ECBP (UCB,ECB, p)}
(7.3)
Note that in contrast to Equation (7.1), we now consider different pre-
emption points and thus, need to compute the worst-case preemption
point again.
Equation (7.2) provides a valid upper bound on the CRPD for LRU
caches based on UCBs and ECBs, but with unsatisfactory precision.
Figure 7.1 depicts a simple scenario in which Equation (7.2) computes a
total CRPD bound of 3, but no additional cache misses occur. One ECB
simply does not suffice to evict a useful cache block at preemption point
p and also does not lead to a subsequent additional miss. In the next
section, we provide an analysis that aims at getting rid of this pessimism.
7.2. Resilience of a Cache Block
To improve the bound on the cache-related preemption delay for LRU
caches, we need to identify useful cache blocks that are not evicted even
if some evicting cache blocks map to the same cache set. To this end,
we introduce the resilience of a cache block as a measure for the amount
of disturbance a cache block may suffer without causing an additional
miss due to preemption. The disturbance a cache block suffers is upper
bounded by the set of evicting cache blocks. So, the resilience res(m) of
a cache block m is the maximal number of additional misses, such that m
remains cached and useful until its next access. Hence, if the disturbances,
i.e., the number of ECBs, is less than or equal to the resilience of UCB m,
m remains useful after preemption and will not inflict an additional cache
miss due to preemption. Obviously, the resilience of a useful cache block
on a path depends on the associativity of the cache and the age of the
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a* b* c* d* b c d
age(c) = 0 age(c) = 2
res(c) = 1
(a) non-preempted execution
x
a* b* c* d*
age(c) = 0
b c d
age(c) = 3
|ECB|+ 2
(b) preempted execution
Figure 7.2.: Notion of the Resilience of an UCB: Execution trace on
an 4 way LRU cache and preemption with one ECBs and
three UCBs, but no additional cache misses. All UCBs are
1-resilient.
cache block directly before its next reuse. Consider the example depicted
in Figure 7.2. Memory block c is loaded to the cache at its first access
and later on reused on its second access. At this second access, memory
block c has age 2 (see Figure 7.2a). In a cache with associativity 4, c
can survive one more access but not two. Hence, resilience of c at this
position is 1. In case of preemption with one ECB memory block c is still
cached at its next reuse (see Figure 7.2b).
Definition 7.1 (Resilience on a Path)
Let pi be an execution path of the preempted program and ζ a cache state.
The resilience function on a path
resΠ : Π× Z × V ×M → N
is defined as follows
resΠ(pi, ζ, p′,m) = K − âge(tf
LRU([p1, . . . , p
′])(ζ))(m)− 1 if m ∈ UCB(pi, ζ, p)
∧pi = [p1, . . . , pn]
∞ if m /∈ UCB(pi, ζ, p)
where p′ is the next reuse of m (if this reuse exists in pi), K the associa-
tivity of the cache and âge(tfLRU([p1, . . . , p′])(ζ))(m) the cache-position
of m at p′ on path pi and initial cache state ζ.
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Remember that tfLRU is the LRU cache transformer and âge the helper
function that extracts the ages from a cache state as defined in Section 3.3.
Note that we define resilience for any memory block and not only for UCBs.
As only UCBs may inflict additional cache misses due to preemption, the
resilience of any non-useful block is infinite: No matter how many ECB
map to the same cache set, no additional cache miss happens.
Definition 7.2 (Resilience on a Program Point)
The resilience res(p,m) of memory block m at program point p is the
minimum over the resiliences of m on all paths running through p and
all initial cache states:
res : V ×M → N
res(p,m) = min
pi∈Π,ζ∈Z
{resΠ(pi, ζ, p,m)}
A bound on the cache-related preemption delay based on resilience at
program point p is given as follows:
CRPDRESP : (V → 2M )× (V ×M → N)× 2M × V → N
CRPDRESP (UCB, res,ECB, p) =
CRT ·
∑
s
|UCBs(p) \ {m | res(p,m) ≥ |ECBs|}| (7.4)
CRPDRES : (V → 2M )× (V ×M → N)× 2M → N
CRPDRES(UCB, res,ECB) = max
p∈V
{CRPDRESp (UCB, res,ECB, p) (7.5)
Remember that ECBs and UCBs denote the evicting/useful cache blocks
mapping at cache set s. The set of useful cache blocks is reduced by
those memory blocks that are not evicted by |ECBs| many evicting cache
blocks. We consider once again the example from Figure 7.1. The set
UCB(p) contains the memory blocks b, c, d, all of them have resilience of
1, memory block a has an infinite resilience and there is only one cache
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set. We now plug these values into Equation (7.5):
CRPDRESP (UCB, res,ECB, p)
= CRT · |UCB(P ) \ {m | res(p,m) ≥ |ECB|}|
= CRT · |{b, c, d} \ {m | res(p,m) ≥ |{x}|}|
= CRT · |{b, c, d} \ {m | res(p,m) ≥ 1}|
= CRT · |{b, c, d} \ {a, b, c, d}|
= CRT · |∅|
= 0
We can conclude that Equation (7.5) computes a precise CRPD bound—in
contrast to all former approaches.
7.2.1. Multiple Preemptions
As mentioned in Chapter 4, preemptions may interact. See the example
in Figure 7.3. Both preemptions considered in isolation do not inflict any
additional cache misses. However, in combination two more misses due
to preemption occur. Remember, we have defined the concrete CRPD
as the total number of additional misses due to all preemptions and not
just due to a single preemption (see Chapter 4).
p1
x
pˆi1
p2
y
pˆi2
a* b* c* d* b c* d*
d
c
b
a
MRU
LRU
x
d
c
b
b
x
d
c
y
b
x
d
Figure 7.3.: Interacting preemptions: each preemption (at p1 and p2) has
individual cost of 0, but combined cost of 3 (assuming a
4-way LRU cache)
There are different ways to include multiple preemptions and to account
for interacting preemptions. We aim for a simple solution where we
simulate nested preemptions. In the example from Figure 7.3, we can use
the original CRPD bound for the preemption at p1 as no prior preemption
may interact with the first one:
CRPDRESP
(
UCB, res,
(
ECBΠ(pˆi1)
)
, p1
)
= 0 (7.6)
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We assume that the second preemption was a nested preemption by pˆi1
and pˆi2. Hence, we use the union of the ECBs of pˆi1 and pˆi2 to compute
the preemption cost:
CRPDRESP
(
UCB, res,
(
ECBΠ(pˆi1) ∪ ECBΠ(pˆi2)
)
, p2
)
= 2 (7.7)
To generalize this, we assume that the i-th preemption interacts with all
prior preemptions 1 to i− 1.
CRPDT (pi, ζ, PR) ≤
|PR|∑
i=1
CRPDRESP
UCB, res,⋃
j≤i
ECBΠ(pˆij), pi
 (7.8)
This approach assumes knowledge about the order of the preempting
tasks and the preemptions points. Scheduling analysis, as we will see
in Chapter 8, usually can not deliver such information. What it usually
can deliver is an over-approximation of the preempting tasks and of the
number of preemptions.
Theorem 7.1
For any initial cache state ζ, any execution path pi and any set of pre-
emptions PR:
CRPDT (pi, ζ, PR) ≤
|PR| · CRPDRES
(
UCB, res,
⋃
τk∈PT
ECBτk
)
(7.9)
where PT is the set of preempting tasks.
Equation (7.9) does not provide the most precise CRPD bound, but uses
only information given by the scheduling analysis. More precise bounds
require more information.
7.2.2. Correctness
We prove Theorem 7.1 in two steps. We first prove that each cache miss
due to preemption is accounted for in the preemption cost attributed to
the nearest preemption point prior to the cache miss (assuming nested
preemption by all preempting tasks) and then proceed to the total CRPD
bound for all preemptions in PR.
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Theorem 7.2
Each additional cache miss at p′ accessing m due to preemption by the
set
PR = {(q1, pˆi1), . . . , (qn, pˆin)}
is contained in the set
UCBs(pi) \ {m | res(pi,m) ≥
∣∣ ⋃
j≤i
ECBs(pˆij)
∣∣}
of the nearest preemption point pi prior to p′.
Proof
We prove Theorem 7.2 by contradiction. Assume there exists a cache
miss at m such that
m /∈ UCBs(pi) \ {n | res(pi, n) ≥
∣∣ ⋃
j≤i
ECB(pˆij)
∣∣}
Let p′′ be the last access to m prior to preemption point p, p′ the next
access to m after p, and PT ⊆ {1, . . . , i} be the indices of preemptions
with preemption points between p′′ and pi. By Theorem 6.2, we know that
m ∈ UCB(pi). Hence,
res(pi,m) ≥
∣∣ ⋃
j≤i
ECB(pˆij)
∣∣
As m inflicts a cache miss at p′, we know that the number of accesses to
distinct elements on path [p′′, . . . , p′] and on the access sequence of the
preempting tasks is larger than the associativity. Note that the age of
m at p′ âge(tfLRU([p1, . . . , p′])(ζ))(m) is independent of the initial cache
state ζ as p′′ accesses m.
K < âge(tfLRU([p′′, . . . , p′])(ζ))(m) +
∣∣ ⋃
j∈PT
ECBΠ(pˆij)
∣∣
⇔K − âge(tfLRU([p′′, . . . , p′])(ζ))(m) < ∣∣ ⋃
j∈PT
ECBΠ(pˆij)
∣∣
⇒K − âge(tfLRU([p′′, . . . , p′])(ζ))(m) < ∣∣ ⋃
j≤i
ECBΠ(pˆij)
∣∣
⇒res(pi,m) <
∣∣ ⋃
j≤i
ECBΠ(pˆij)
∣∣
This contradicts our assumptions. 
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We can now proceed to the proof of Theorem 7.1.
Proof
CRPDT (pi, ζ, PR)
≤
|PR|∑
i=1
CRPDRESP
UCB, res,⋃
j≤i
ECB(pˆij), pi
 Theo. 7.2
≤
|PR|∑
i=1
CRPDRES
UCB, res,⋃
j≤i
ECB(pˆij)
 Eq. (7.5)
≤ |PR · |CRPDRES
UCB, res,⋃
j
ECB(pˆij)

≤ |PR · |CRPDRES
(
UCB, res,
⋃
τk∈PT
ECBτk
)
Def. 5.2
where PT is the set of preempting tasks. 
7.3. Resilience Analysis
The resilience of a useful cache block m at a node p is determined by the
age of m at its next access p′:
K − (âge(tfLRU([p1, . . . , p′])(ζ))(m) + 1) (7.10)
Note that we need to increment the age by one since age(m) ∈ {0, . . .K−
1,∞}, i.e., 0 denotes the first position in the cache, K − 1 the last and
∞ that the element is not cached. As we are interested in a lower bound
on the resilience (in order not to classify too many blocks as surviving),
we must compute upper bounds on the age. However, we only need
to consider the age of a memory block on paths on which this block
is considered useful. Consider the control flow depicted in Figure 7.4.
Memory block m is only reused on the upper right, not on the lower right
path. We thus only need to consider the upper path for the computation
of the resilience, even for the resilience of m on the common sub-path on
the left side.
87
7. CRPD for LRU Caches—Resilience Analysis
m res(m) = 1
m
res(m) = 1
res(m) =∞
Figure 7.4.: Resilience under different paths, assuming a 4 way LRU
cache.
Concrete Semantics
For the computation of the resilience, we start again with the concrete
semantics. Similar to the basic UCB analysis (see Appendix A), we split
all paths through p in two sets: a set of paths ending in p and a set of
paths emanating from p. The first set is given by the path-based forwards
collecting semantics:
Coll→Π : V → 2Π
Coll→Π (p) = {pi | pi ∈ Π ∧ pi = [ps, . . . , p]} (7.11)
while the latter set is given by the path-based backwards collecting
semantics:
Coll←Π : V → 2Π
Coll←Π (p) = {pi | pi ∈ Π ∧ pi = [p, . . . , pn]} (7.12)
with the concrete transformer tf←/→C :
tf
←/→
C : V → (2Π → 2Π)
tf→C (p)(S) := {pi · p | pi ∈ S} (7.13)
and
tf←C (p)(S) := {p · pi | pi ∈ S} (7.14)
that appends/prepends a program point to each path of the incoming
flow information.
To derive the resilience of a cache block from the collecting path-based
semantics, we need two auxiliary functions:
âge←/→ : Π→ Age
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The function âge← counts all different elements on path pi backwards
(i.e., starting at the last program point in p) to the last access to m. In
case no such access exists, it returns ∞:
âge←(pi)(m) =

|⋃j<i ](pj)| if pi = [p1, . . . , pi] · pi′ ∧ ](pi) = m
∧∀j ∈ {1, . . . , i− 1} : ](pj) 6= m
∞ pi = [p1, . . . , pn]
∧∀j ∈ {1, . . . , n} : ](pj) 6= m
(7.15)
Conversely, âge→ counts all memory blocks on path pi forwards to the
first next access to m and returns ∞ if no such access exists.
âge→(pi)(m) =

|⋃j>i ](pj)| if pi = pi · [pi, . . . , pn] · pi′ ∧ ](pi) = m
∧∀j ∈ {1, . . . , i− 1} : ](pj) 6= m
∞ pi = [p1, . . . , pn]
∧∀j ∈ {1, . . . , n} : ](pj) 6= m
(7.16)
We refer to âge←/→(pi)(m) as the concrete forward/backward age of m
on path pi.
A lower bound on the resilience of block m is thus given as by the
associativity minus the sum of forward and backward age:
resp(m) ≥ K − (max{âge←(pi)(m) | pi ∈ Coll←Π (p) ∧m ∈ UCB(p)}+
max{âge→(pi)(m) | pi ∈ Coll→Π (p) ∧m ∈ UCB(p)}+ 1) (7.17)
where K is the associativity. Again, we need to increment the sum of the
ages by one as age ∈ {0, . . .K − 1,∞}. Note that Equation (7.17) is only
well defined for useful memory block m ∈ UCBp.
Abstract Domain
Instead of computing all paths to/from p and then computing the re-
silience, we directly bound for each memory block m the concrete ages
âge← and âge→. Note that we omit the direction of the analysis in the
following as forward analysis and backward analysis are equivalent.
In order to correctly bound the age of a UCB m, we need to derive a
bound on the age of block m under the constraint that m is useful. We
refer to this bound as the constrained age of m. In addition, we need an
unconstrained age bound of m in order to correctly update the ages of
the other memory blocks. We refer to this bound as the unconstrained
age of m.
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We start with the transformer for the unconstrained age. As we are
interested in upper bounds on the ages, we employ a must-cache analysis
using the very same transfer function (see Section 3.3):
tfua : V → Age→ Age
tfua(p)(ua) :=
λm.

0 m = ](p)
ua(m) ua(m) ≥ ua(](p))
ua(m) + 1 ua(m) < ua(](p)) ∧ ua(m) < K − 1
∞ otherwise
(7.18)
The accessed element ](p) is assigned age zero, all younger elements
(as the accessed element) age by one. The ages of all older elements or
elements of the same age remain unchanged.
The transformer for the constrained age also takes the unconstrained
age as input.
tf ca : V → (Age×Age→ Age)
tf ca(p)(ca, ua) :=
λm.
 0 m = ](p) ∨m /∈ UCB(p)ca(m) ca(m) ≥ ua(](p)) ∨ ca(m) = K − 1
ca(m) + 1 ca(m) < ua(](p))
(7.19)
As the constrained age may under-approximate the actual age, we require
the unconstrained age of the accessed element to update the constrained
ages of the other elements. The constrained age only matters for useful
cache blocks. We can therefore assign the age of other blocks arbitrarily
which we do by assigning each non-useful cache block the constrained age
zero. Furthermore, we know that the age of a useful cache block m is at
least K − 1 (as we assume the next access to m is a hit). We thus have
the additional constrain ca(m) = K − 1 in the second case.
Both ages, unconstrained and constrained, are upper bounds. Hence,
v and ⊔ for unconstrained and constrained age are defined according to
the must-cache analysis:
ua1 v ua2 ⇔ ∀m ∈M : ua1(m) ≤ ua2(m) (7.20)
ua1
⊔
ua2 = λm.max(ua1(m), ua2(m)) (7.21)
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and
ca1 v ca2 ⇔ ∀m ∈M : ca1(m) ≤ ca2(m) (7.22)
ca1
⊔
ca2 = λm.max(ca1(m), ca2(m)) (7.23)
The domain of the resilience analysis is a tuple of the two age-bound
functions:
D = Age×Age (7.24)
with combined transfer function defined as follows:
tf res(p)(ca, ua) = (tfua(p)(ua), tf ca(p)(ca, ua)) (7.25)
and v and ⊔ of the domain as the corresponding pairwise operator on
the ages:
(ua1, ca1) v (ua2, ca2)⇔ ua1 v ua2 ∧ ca1 v ca2 (7.26)
(ua1, ca1)
⊔
(ua2, ca2) = (ua1
⊔
ua2, ca1
⊔
ca2) (7.27)
We also need monotonicity of the abstract transformer in order to show
that a fixed-point of the resilience analysis exists.
Theorem 7.3 (Monotonicity)
The abstract transformer of the resilience analysis tf is monotone, i.e.,
∀p ∈ V : ∀a, b ∈ D : a v b⇒ tf res(p)(a) v tf res(p)(b)
The proof can be found in Appendix B.
Using the constrained ages, we can define a bound on the resilience of
block m as the maximum of zero and the associativity K minus the sum
of forward and backward constrained age:
resp(m) ≥ max(K − (ca←p (m) + ca→p (m) + 1), 0) (7.28)
Connecting Abstract and Concrete Domain
The set of concrete paths represented by a pair of constrained and
unconstrained ages is given by the set of all paths that respect the age
bound. For the concretization, we have to distinguish again between
forward and backward analysis, as the concretization of the forward
analysis considers all paths emanating from a program point p:
γ→((ua, ca)) = {(p · pi) ∈ Π | ∀m ∈M : (âge→(p · pi)(m) ≤ ca→(m))
∨ (âge→(p · pi)(m) ≤ ua→(m) ∧m /∈ UCBp(m))} (7.29)
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while the backward analysis considers all paths ending in a program
point p:
γ←((ua, ca)) = {(pi · p) ∈ Π | ∀m ∈M : (âge←(pi · p)(m) ≤ ca←(m))
∨ (âge←(pi · p)(m) ≤ ua←(m) ∧m /∈ UCBp(m))} (7.30)
Using γ→ and γ←, we can state the local consistency of the abstract
transformer.
Theorem 7.4 (Local Consistency)
The abstract transformer tf and the concrete transformer tfC are locally
consistent:
∀(ua, ca) ∈ D : ∀p ∈ V : (tfC(p))(γ(ua, ca)) ⊆ γ((tf res(p))(ua, ca))
The proof can be found in Appendix B.
For the abstraction functions, we also have to distinguish between
forward and backward analysis. The unconstrained age of a memory
block m is given by the maximal age over all paths, while the constrained
only considers the paths on which the memory block m is considered
useful. The constrained age of m is zero if no such paths exists, i.e., m is
not useful on any path:
α→(S) = (λm.max{âge→(p · pi)(m) | (p · pi) ∈ S},
λm.max{âge→(p · pi)(m) | (p · pi) ∈ S ∧m ∈ UCB(p)}) ∪ {0}) (7.31)
α←(S) = (λm.max{âge←(pi · p)(m) | (pi · p) ∈ S},
λm.max{âge←(p · pi)(m) | (pi · p) ∈ S ∧m ∈ UCB(p)}) ∪ {0}) (7.32)
We now formulate the soundness of the abstraction, i.e., that a set of
concrete paths S is conservatively approximated by α(S). Again, the
proof can be found in Appendix B.
Theorem 7.5 (Soundness of the Abstraction)
The tuple (γ,D) is a sound abstraction of (2Π, α) with subset-ordering:
∀S ∈ 2Π : S v γ(α(S))
The abstract domain and α do not represent the most precise abstraction.
Assume a program that consists of a single program point p, and so the
set of paths Π contains only the empty path and the path [p]:
Π = {, [p]} (7.33)
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Yet, an abstract unconstrained age ua may assign the element ](p) ac-
cessed at p age 2:
ua(](p)) = 2 (7.34)
Although on all paths in Π, the age of ](p) is at most zero. So, the value
(ua, ca) is less precise than α(γ((ua, ca))).
Example
Figure 7.5 depicts an example of the resilience analysis (forward age,
backward age, and pair of UCB/resilience). We represent the domain of
the analysis as a set of mappings {(x, (ca, ua))} of memory blocks to pair
of ages (constrained and unconstrained) with default mapping (∞,∞).
I.e., each memory block that does not map to a pair of ages explicitly,
maps to (∞,∞) by default. Figure 7.5 only depicts the control-flow
information after a program point.
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(ca, ua)→ (ca, ua)← UCBs
a {(a, (0, 0))}
{(a, (2, 2))
(e, (1,∞))
(d, (0,∞))}
{(a, 1)}
d
{(a, (1, 1))
(d, (0, 0))}
{(a, (1, 1))
(e, (0,∞))} {(a, 1)}
e {(a, (2, 2))
(d, (1, 1))
(e, (0, 0))}
{(e, (3, 3))
(a, (0, 0))}
{(e, 0)
(a, 1)}
a {(d, (2, 2)
(e, (1, 1))
(a, (0,∞))}
{(e, (2, 2))} {(e, 0)}(ca, ua)←(ca, ua)→UCBs
b
{(e, (1, 1))
(c, (0,∞))}
{(d, (3,∞))
(e, (2, 2))
(a, (1,∞))
(b, (0,∞))}
{(e, 0)}
c
{(e, (0, 0))}
{(e, (3, 3))
(a, (2,∞))
(b, (1,∞))
(c, (0,∞))}
{(e, 0)}
d
{(e, (2, 2))
(a, (1,∞))
(d, (0,∞))}
{(e, (0, 0))} {(e, 1)}
e {(a, (3,∞))
(e, (0,∞))} ∅ ∅
Figure 7.5.: Example of the Resilience Analysis; Forward and Backward
Ages (Constrained, Unconstrained), UCBs and corresponding
resilience.
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Chapter 8
Preemption cost aware
Response Time Analysis
I love deadlines. I like the whooshing
sound they make as they fly by.
Douglas Adams (1952 - 2001)
In the previous chapters, we have discussed how to derive sound and
precise bounds on the cache-related preemption delay. This chapter now
presents how to incorporate these bounds in the response time analyses
for fixed-priority based schedules. We start with a discussion and thorough
review of the existing approaches and then proceed to a new, more precise
analysis: the so-called ECB-Union approach that derives an upper bounds
of the effect of all preempting tasks on the preempted task. In addition,
we show how to eliminate spurious preemption scenarios to improve the
schedulability results even further.
In the following, we use the notation introduced in Chapter 3.1 (execu-
tion time Ci, period Pi, deadline Di) extended by Table 8.1. The new
symbols are explained (if necessary) at their first occurrence. Note that
the results presented in this chapter are partially published in [3] and [4].
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8.1. Existing Approaches
In Chapter 3.1, we have discussed response time analysis [8, 41] as
the standard schedulability test for fixed-priority preemptive systems.
Recursive Equation (8.1) repeats the basic principle of the fixed-point
iteration to derive a task’s response time R. If the response time of a
task is less than or equal to its deadline, we can conclude that this task
will never miss its deadline. If this holds for all tasks, we say that the
task set is schedulable.
Ri = Ci +
∑
∀j∈hp(i)
⌈
Ri + Jj
Tj
⌉
(Cj) (8.1)
Equation (8.1) does not consider any cache-related preemption delay
explicitly. Hence, such delay must be subsumed by the execution demand
bound C implicitly.
To include the preemption cost in the response time analysis, Busquets
and Wellings [18] proposed to extend Equation (8.1) by a value γi,j to
represent the preemption cost of a job of task τj executing during the
response time of task τi (with j < i):
Ri = Ci +
∑
∀j∈hp(i)
⌈
Ri + Jj
Tj
⌉
(Cj + γi,j) (8.2)
Petters et al. [68] and later Staschulat et al. [81] based their analysis on
the following Equation:
Ri = Ci +
∑
∀j∈hp(i)
(⌈
Ri + Jj
Tj
⌉
Cj + γi,j
)
(8.3)
where γi,j denotes the preemption cost of all jobs of task τj executing
during the response time of task τi (with j < i). Although the difference
to Equation (8.2) is only subtle, it proves beneficial—as we show later—
to use γi,j as a bound on the overall impact of all jobs of τj on the
response time Ri instead of a bound of just one job of τj . Note that
when preemption costs are considered explicitly, the worst-case scenario
is not necessarily given by a synchronous release of all higher priority
tasks [60] and Equation (8.2) and (8.3) form only sufficient, not exact
schedulability tests.
The following sections present a review and analysis of the existing
approaches. We use a notation that may differ strongly from some of
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the presented papers. Furthermore, some of the presented approaches
are based on flawed CRPD equations. In these cases, we have directly
replaced flawed equations by the correct CRPD formulas presented in the
previous chapters.
Regarding the examples, we always assume a direct-mapped cache with
4 cache sets. So, useful/evicting cache blocks are represented as 4-tuples.
For instance, UCBi = (a, b,−,−) means that a, resp. b is a useful cache
block of task τi mapping to cache set 1, resp. 2 while no UCBs of task τi
map to cache set 3 or 4. We also abstract from the preemption points
and define one set of UCBs for the whole task (except for one example
where we explicitly mention different preemption points). Note that these
simplifications are used only to simplify the example but do not impose
actual restriction to the presented approaches.
Table 8.1.: Sets of tasks: notation and terminology
hp(i) {j | j < i} tasks with higher priority than τi
hep(i) {j | j ≤ i} tasks with higher or equal priority as τi
lp(i) {j | j > i} tasks with lower priority than τi
lep(i) {j | j ≥ i} tasks with lower or equal priority as τi
aff(i, j) hep(i) ∩ lp(j) tasks affected by τj during execution of τi
8.1.1. ECB-Only & UCB-Only
We already mentioned Busquets and Wellings [18] as the first to extend
the basic response time equation. They proposed to use only the set of
evicting cache blocks of the preempting task as a bound on the preemption
cost:
γecbi,j = CRPD
ECB(ECBτj ) (8.4)
We refer to this approach as ECB-Only. Note that in [18] Busquets
and Wellings conservatively bound the set of ECBs and assume that
the complete cache content was evicted due to preemption and must be
refilled.
Lee et al. [49] tackled the problem from the side of the preempted
task. They used the number of useful cache blocks of the preempted task.
However, the highest preemption cost may not necessarily occur when the
current task τi, for which the response time is computed, is preempted.
It is possible that the preemption cost of τj preempting a task τk with
intermediate priority j < k < i forms the worst-case scenario. The set of
tasks that may affect the response time of τi but have lower priority than
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τj is denoted with aff(i, j). As a result, one has to take the maximum of
the preemption cost over all tasks from the set aff(i, j):
γucbi,j = max∀k∈aff(i,j)
{CRPDECB(UCBτi)} (8.5)
We refer to this approach as UCB-Only.
ECB-Only and UCB-Only share the same disadvantage. By considering
one side only, either the preempting task or alternatively the preempted
task, precision is lost. Not each useful cache block is necessarily evicted
due to preemption and not each evicting cache block necessarily evicts a
useful cache block. Figure 8.1 illustrates this pessimism.
0 1 2 3 4
τ1
τ2
UCBi ECBi
(a, b,−,−) (a, b,−,−)
(−,−, g, h) (−,−, g, h)
Execution
Figure 8.1.: Ganttchart demonstrating the over-approximation of ECB-
Only and UCB-Only: two tasks τ1 and τ2 with C1 = 1 and
C2 = 2. As the ECBs of task τ1 map to different cache sets
as the UCBs of τ2, no useful cache blocks are evicted due to
preemption and so, CRPD = 0. ECB-Only and UCB-Only
derive bounds of 2 · CRT in this example.
Why not using a simple combination?
A naive approach to reduce the pessimism of the UCB-Only and ECB-
Only approaches is to combine both and to use the precise CRPD bound
of task τj preempting task τi:
γi,j = CRPDUCB&ECB(UCBτi ,ECBτj ) (8.6)
Computing the response time using Equation (8.6) is optimistic. Consider
the example depicted in Figure 8.2a. When computing the response time
R3, only the cost of τ1 preempting τ3 and τ2 preempting τ3 are considered.
The worst-case scenario, however, occurs when τ1 preempts τ2.
Equation (8.7) presents a slightly more complex combination of UCBs
and ECBs that covers the previous optimism by computing the maximum
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preemption cost of task τj preempting task τi or any intermediate task
(∈ aff(i, j)).
γi,j = max∀k∈aff(i,j)
{
CRPDUCB&ECB(UCBτi ,UCBτj )
}
(8.7)
However, also this approach is optimistic. It misses the situation of a
nested preemption constituting the worst-case preemption scenario as
depicted in Figure 8.2b. Task τ1 evicts useful cache blocks from both
tasks τ2 and τ3. Response time analysis using Equation (8.7) results in
optimistic total CRPD of 1, as it considers only τ1 preempting τ2 or τ3
with cost 1 each and τ2 preempting τ3 with cost 0. However, 2 additional
reloads due to preemption are necessary in the worst-case. Note that
Equation (8.7) was proposed by Tan and Mooney [84].
0 1 2 3 4 5 6 7 8 9 10 11
τ1
τ2
τ3
UCBi ECBi
(−,−,−,−)(a, b,−,−)
(e,−,−,−) (e, f,−,−)
(−,−, k, l) (−,−, k, l)
Execution Preemption Delay
(a) τ1 preempting τ2 causes higher costs than τ1 preempting τ3
and τ2 preempting τ3.
0 1 2 3 4 5 6 7 8
τ1
τ2
τ3
UCBi ECBi
(−, b, c,−) (−, b, c,−)
(e, f,−,−) (e, f,−,−)
(−,−, k, l) (i, j, k, l)
(b) Nested preemption: τ1 preempting τ2 preempting τ3, causes
higher costs than any non-nested preemption.
Figure 8.2.: Ganttchart demonstrating pitfalls due to nested preemption:
task set {τ1, τ2, τ3} with C1 = 1, C2 = 2, C3 = 3 and a block
reload time of 1.
8.1.2. UCB Union
To include nested preemption, Tan and Mooney proposed in [85] to use an
upper bound on the number of useful cache blocks (of all preempted tasks)
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a preempting task τj may evict. In this case, the worst-case preemption
point of a task does not only depend on its useful cache blocks and the
evicting cache blocks of the preempting task, but also on the UCBs of
all other preempted tasks. Assume for instance an execution of three
tasks on a system with direct-mapped cache with 4 cache sets and the
following sets of UCBs/ECBs:
ECB1 = (a, b, c, d)
UCB2 = (e, f,−,−)
UCB3(p1) = (i, j,−,−)
UCB3(p2) = (−,−, k,−)
(8.8)
Task τ3 has two different possible preemption points with two disjoint
sets of UCBs. Task τ1 may evict 3 UCBs (one of τ3 and two of τ2), worst
case preemption point for a direct preemption of τ3 by τ1, however, is p1
with two evicted useful cache blocks. This means that it is insufficient to
consider only one preemption point of task τ3.
Tan and Mooney avoid a precise derivation of the worst-case preemption
points by computing the union of all UCBs at all preemption points of
the preempted task:
UCB∪ =
⋃
p∈V
UCB(p) (8.9)
In this case, a slight variation of Equation (7.2) delivers a valid CRPD
bound:
CRPDucb-u : 2M × 2M → N
CRPDucb-u(UCB∪,ECB) = CRT ·
(∑
s
xs
)
xs =
{ |UCB∪,s| if ECBs 6= ∅
0 if ECBs = ∅
(8.10)
Note that Tan and Money originally based their approach on the flawed
CRPD bound Equation (5.9) presented in Chapter 5.
We can now proceed to the computation of γucb-u. As only useful
cache blocks of tasks with equal or higher priority than τi may increase
the response time Ri, we only need to consider tasks with intermediate
priority, i.e., tasks from the set aff(i, j)):
γucb-ui,j = CRT · CRPDucb-u
 ⋃
k∈aff(i,j)
UCB∪k
 ,ECBj
 (8.11)
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So, γucb-ui,j represents the worst-case impact a job of task τj can have on
all (useful cache blocks of) tasks with lower priority than τj down to τi.
We refer to this approach as UCB-Union.
This approach has two main deficiencies. First, a single preemption
affects only the useful cache blocks at one preemption point. Equa-
tion (8.11) considers all useful cache blocks of all possibly affected tasks.
Second, some UCBs that may be evicted at most once are considered to
be evicted several times. Figure 8.3 shows such an example. Consider
the response time of task τ3.
γucb-u3,1 = CRT · CRPDUCB&ECB
 ⋃
k∈aff(3,1)
UCB∪k
 ,ECB1

= CRT · CRPDUCB&ECB ((UCB∪2 ∪UCB∪3 ) ,ECB1)
= CRT · CRPDUCB&ECB ({e, f, k, l}, {a, b, c, d}) = 4
γucb-u3,2 = CRT · CRPDUCB&ECB
 ⋃
k∈aff(3,2)
UCB∪k
 ,ECB2

= CRT · CRPDUCB&ECB (UCB∪3 ,ECB1)
= CRT · CRPDUCB&ECB ({k, l}, {g, h}) = 2
The UCB-Union approach derives a total preemption cost of 6, actual
cost are 4. Either UCBs {e, f, k, l} are evicted once (nested preemption)
or UCBs {k, l} are evicted twice.
0 1 2 3 4 5 6 7 8 9 10
τ1
τ2
τ3
UCBi ECBi
(a, b, c, d) (a, b, c, d)
(e, f,−,−) (e, f, g, h)
(−,−, k, l) (i, j, k, l)
Figure 8.3.: Pessimism of the UCB-Union approach. The task set consists
of 3 tasks {τ1, τ2, τ3} with C1 = 1, C2 = C3 = 2, and CRT =
1. For the response time R3, Equation (8.11) computes total
preemption costs of 6, whereas the actual cost is only 4.
Although stated otherwise in [3], UCB-Union does not necessarily
dominate ECB-Only. This only holds if for each task, there is at least
one program point such that all UCBs of the whole task are also UCBs
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at this program point, i.e., for the simplified model of one set of UCBs
per task.
∀i∃p : UCBi(p) = UCB∪i
8.1.3. Multiset Approaches
Instead of assigning each job of a task the preemption cost this job inflicts,
Petters et al. [68] and later also Staschulat et al. [81] assign an overall
bound to each task directly: γi,j does not refer to the cost of a single
preemption by task τj but to the cost of all preemptions of task τj during
the response time Ri of task τi. So, Equation (8.3) is used to compute
the response time analysis in this case. To simplify the notation in the
following equations, we use
Ek(Rj) =
⌈
Ri + Jj
Tj
⌉
(8.12)
as a bound on the number of jobs of task τk during the response time
Rj . Figure 8.4 illustrates the advantage of this approach. During the
response time R3, at most one job of task τ2 (E2(R3) = 1) is activated
and during the response time R2 at most one job of task τ1 (E1(R2) = 1).
Assume that solely task τ1 preempting task τ2 inflicts additional cache
reloads. Only if we assign preemption cost to each task and not to each
job, we can correctly take into account that the preemption cost of τ1
preempting τ2 delays the finishing time of a job of task τ3 at most once.
0 1 2 3 4 5 6 7 8 9 10
τ1
τ2
τ3
Figure 8.4.: Advantages of the Multiset approach: Assigning preemption
cost to the jobs of a task (instead of to the task directly) may
lead to an over-approximation.
Petters’ Approach
First, we build a multiset M containing the cost of each preemption as
often as this preemption can occur. As Petters et al. [68] use only the set
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of UCBs of the preempting task as a bound on the CRPD, we have the
following equation:
M =
⋃
k∈aff(i,j)
 ⋃
Ej(Rk)Ek(Ri)
|CRPDUCB(UCBk)|
 (8.13)
Since at most Ek(Ri) jobs of task τk can be released during the response
time Ri, preemption cost of τj preempting τk can contribute at most
Ej(Rk)Ek(Ri) times.
The cost of all preemptions by jobs of task τj during the response time
Ri is then given by the Ej(Ri) largest values of M :
γecb-mi,j = CRT ·
Ej(Ri)∑
l=1
|M l| (8.14)
where M l denotes the l-th largest element from the multiset M .
Staschulat’s Approach
Staschulat et al. [81] proposed to exploit the fact that each additional
preemption of task τi may result in a smaller preemption cost than the
last one: The worst-case preemption point is given by the program point
with the largest number of UCBs. For a second preemption, program
point with the second largest number of UCBs can be assumed, for the
third preemption the third largest and so on. Furthermore, Staschulat
et al. [81] aim for an inclusion of the precise cost of τj preempting τk.
Hence, they proposed to define the multiset as follows:
M =⋃
k∈aff(i,j
 ⋃
Ek(Ri)
{
CRPDUCB&ECB(l)(UCBk,ECBj)|n ∈ [1;Ej(Rk)]
}
(8.15)
where CRPDUCB&ECB(l)(UCBk,ECBj) denotes the preemption cost for
the l-th preemption of task τk by τj . In order to correctly account for
nested preemptions, Staschulat et al. [81] increase the number of elements
taken from the set M . They need to account for each job of a task that
may suffer eviction by the preempting task τj . Hence, they do not only
consider the Ej(Ri) highest preemption cost, but the q highest ones,
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where q is given by the number of jobs of tasks from the set aff(i, j) that
are executed during the response time Ri:
q =
∑
∀k∈aff(i,j)
Ek(Ri) (8.16)
with Equation (8.17) to compute γstai,j :
γstai,j = CRT ·
q∑
l=1
|M l| (8.17)
where M l is the l-th largest element from the multiset M .
Improvement of the l-th preemption does not compensate for the over-
approximation of the number of preemptions taken into account. As
our evaluation and other measurements have shown [14], considering the
l-largest CRPD bound in case of the l-th preemption only improves over
the largest CRPD bound in case of very large l. First, program points
close to each other have a similar number of useful cache blocks. They
may not only be one single preemption point with the maximal number
of UCBs but plenty. Second, preemption points within a loop have to be
considered as often as the loop iterates.
8.2. ECB Union
We have this far seen different approaches to derive the response time of a
task. Especially accounting for nested preemption contains several pitfalls.
The UCB-Union approach provides a sound response time analysis but
suffers (besides other pessimism) from the over-approximation of the
set of useful cache blocks UCB∪. We will now present the ECB-Union
approach that complements UCB-Union.
Instead of considering the precise set of ECBs of a preempting task
and bounding all possibly affected UCBs (as UCB-Union does), ECB-
Union considers the precise number of UCBs of the preempted task. It
then always assumes that the preempting task τj has itself already been
preempted by all tasks with higher priority. This nested preemption of
the preempting task is represented by the union of the ECBs of all tasks
with higher priority than τj :
γecb-ui,j = max∀k∈aff(i,j)
CRPDUCB&ECB
UCBi,
 ⋃
h∈hep(j)
ECBh

(8.18)
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Similarly to the UCB-Only approach, we need to compute the maximal
CRPD cost over the set aff(i, j), as task τj may preempt any task with
lower priority and all tasks with priority higher than or equal to τi may
increase the response time Ri. So, γecb-ui,j represents the preemption
cost of a job of τj together with all tasks with priority higher than τj
preempting any job τh with intermediate priority: j < h ≤ i. ECB-Union
is a direct improvement over UCB-Only and dominates this approach.
However, it is incomparable to UCB-Union. There are examples such
that one approach outperforms the other and vice-versa. For the task set
depicted in Figure 8.3, the ECB-Union approach correctly computes a
precise CRPD bound of 2. As each of the two tasks τ1 and τ2 occupy
all 4 cache sets alone, computing the union of ECB1 and ECB2 does not
introduce any pessimism.
γecb-u3,1 = max∀k∈{2,3}
CRPDUCB&ECB
UCBi,
 ⋃
h∈hep(j)
ECBh

= max{CRPDUCB&ECB (UCB2,ECB1) ,
CRPDUCB&ECB (UCB3,ECB1 ∪ ECB2)}
= max {2, 2} = 2
γecb-u3,2 = max∀k∈{3}
CRPDUCB&ECB
UCBi,
 ⋃
h∈hep(j)
ECBh

= max{CRPDUCB&ECB (UCB3,ECB1 ∪ ECB2)}
= max {2} = 2
Figure 8.5 presents a task set, for which ECB-Union over-approximates
the preemption cost (and UCB-Union is precise). The latter approach
assumes that UCBs i and k are evicted twice although only task τ1 can
evict these UCBs and τ1 is executed at most once during the response
time of τ3.
γecb-u3,1 = max∀k∈{2,3}
CRPDUCB&ECB
UCBi,
 ⋃
h∈hep(j)
ECBh

= max{CRPDUCB&ECB (UCB2,ECB1) ,
CRPDUCB&ECB (UCB3,ECB1 ∪ ECB2)}
= max {0, 2} = 2
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γecb-u3,2 = max∀k∈{3}
CRPDUCB&ECB
UCBi,
 ⋃
h∈hep(j)
ECBh

= max{CRPDUCB&ECB (UCB3,ECB1 ∪ ECB2)}
= max {4} = 4
0 1 2 3 4 5 6 7 8 9 10
τ1
τ2
τ3
UCBi ECBi
(a, b,−,−) (a, b,−,−)
(−,−,−,−)(−,−, g, h)
(i, j, k, l) (i, j, k, l)
Figure 8.5.: Pessimism of the ECB-Union approach: The task set consists
of 3 tasks {τ1, τ2, τ3} with C1 = 1, C2 = C3 = 2 and CRT = 1.
Equation (8.18) computes for R3 a total preemption cost of
6, whereas the actual cost is only 4.
Resilience Analysis
Resilience analysis as presented in Chapter 7 fits directly into the com-
putation of γecb-u. We just need to replace the former CRPDUCB&ECB
bound by CRPDRES (Equation (7.9)):
γresi,j = max
k∈aff(i,j)
CRPDRES
UCBi, resi,
 ⋃
h∈hep(j)
ECBh
 (8.19)
In Chapter 7, we have discussed problems of the resilience analysis in case
of multiple preemptions by different tasks. Fortunately, Equation (8.19)
always considers nested preemption by all tasks with higher or equal
priorities. Hence, the computed CRPD bounds based on resilience are
safe upper bounds on the actual preemption cost.
Note that the resilience analysis is not applicable to the UCB-Union
approach where we have to assume that one ECB suffices to displace all
useful cache blocks.
8.3. Multiset Approaches
As discussed before, assigning the complete preemption cost to a task
instead of to a job of the task reduces further pessimism. In addition, we
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now have two approaches, ECB-Union and UCB-Union, at hand that can
correctly and precisely consider both sides, preempting and preempted
task. Thus, we extend ECB-Union and UCB-Union to the corresponding
multiset approaches.
Let Costi,j denote the cost for a job of task τj preempting task τi. This
cost may increase the response time of task τi up to Ej(Rk)Ek(Ri) times
(for each k ∈ aff(i, j)). The multiset M represents the cost for all possible
preemptions of τj that may increase the response time of task τi
M =
⋃
k∈aff(i,j)
 ⋃
Ej(Rk)Ek(Ri)
Costk,j
 (8.20)
γmultiseti,j is then given by the Ej(Ri) largest values in M.
γecb-mi,j = CRT ·
Ej(Ri)∑
l=1
|M l| (8.21)
where M l is the l-th largest value in M .
The multiset approaches then just differ by how Costk,j is computed.
Note that by construction, any multiset approach dominates its basic
counterpart.
ECB-Union Multiset
Costecb-mk,j = CRPD
UCB&ECB
UCBk,
 ⋃
h∈hep(j)
ECBh
 (8.22)
ECB-Union Multiset with Resilience
Costecb-m-resk,j = CRPD
RES
UCBk, resk,
 ⋃
h∈hep(j)
ECBh
 (8.23)
UCB-Union Multiset
Costucb-mk,j = CRPD
ucb-u
 ⋃
h∈aff(k,j)
UCB∪h
 ,ECBj
 (8.24)
Figure 8.6 depicts a task set for which the multiset approaches (ECB-
Union Multiset and UCB-Union Multiset) outperform their basic counter-
parts. Assume that task τ2 is executed at most once during the response
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time R3, i.e., E2(R3) = 1; task τ1 at most once during the response time
R2, i.e., E1(R2) = 1; but τ1 up to 3 times during the response time R3,
i.e., E1(R3) = 3. UCB-Union and ECB-Union derive the correct upper
bound of 2 for the preemption cost of a job of task τ3. As E1(R3) = 3,
this value is assumed to contribute three times to the response time R3
by Equation (8.2) resulting in total preemption overhead of 6. As this
upper bound 2 is added at most once to the multiset M , the multiset
approaches derive precise overall preemption cost of 2
0 2 4 6 8 10 12 14 16 18 20
τ1
τ2
τ3
UCBi ECBi
(a, b,−,−) (a, b,−,−)
(e, f,−,−) (e, f,−,−)
(−,−, k, l) (i, j, k, l)
Figure 8.6.: Pessimism of the ECB-Union/UCB-Union approaches.
8.4. Resource Access Protocols and
Preemption Cost
We now extend preemption cost aware response time equations to handle
mutually exclusive accesses to shared resources. We assume these accesses
to be scheduled according the stack resource protocol (SRP) (see [9] or
Section 3.1.3). Response time analysis is extended by a blocking value Bi
denoting the maximal blocking task τi is subject to. Blocking time Bi is
given by the maximum execution time for which any task k ∈ lp(i) holds
a resource shared with a task j ∈ hep(i) with priority higher than or
equal to i (See Equation (3.19) in Section 3.1). Equation (8.25) includes
blocking factor in the preemption cost aware response time analysis.
Ri = Ci +Bi +
∑
∀j∈hp(i)
⌈
Ri + Jj
Tj
⌉
(Cj + γi,j) (8.25)
This equation (or the multiset equivalent) has been proposed in pre-
vious work [18, 50, 81, 85]. Except for the ECB-Only approach [18],
Equation (8.25) may be optimistic. Consider the example depicted in
Figure 8.7. Tasks τ2 and τ3 share a common resource x. Task τ3 starts
to execute and enters its critical section at 1. When task τ2 is released at
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time 2, its execution is blocked by τ3. Task τ1 is released and executed at
time 3, preempts τ3 during its access to the shared resource, and evicts
UCB i and j. Hence, not only the non-preemptive execution time of the
access to the shared resource, but also the additional preemption delay
of task τ1 preempting the resource access of τ3 delays the finishing time
of τ2. Note that the basic priority ceiling protocol (PCP) allows a task to
execute until it tries to access the shared resource and then blocks the
task. The stack resource protocol (SRP) directly prevents task activation
until all of its resources are available. We have based the example on the
latter one as it exhibit less preemptions and thus, is more apt to be used
in practise. Yet, explanation and formulas are valid for both protocols.
0 1 2 3 4 5 6 7 8 9 10 11 12
τ1
τ2
τ3
Execution Resource access Preemption Delay
UCBi ECBi
(−,−,−,−)(a, b,−,−)
(−,−,−,−)(−,−, g, h)
(i, j,−,−) (i, j, k, l)
Figure 8.7.: Ganttchart demonstrating the optimism of the naive blocking
time aware response time analyses: Preemption delay occurs
during resource access of task τ3. Finishing time of τ2 is
thus not only delayed by the Bi but also by the additional
preemption delay τ1 preempting τ3.
Adding blocking factor Bi is only sufficient if the preemption costs are
computed by the ECB-Only approach which assumes that each ECB evicts
the worst-case number of UCBs—no matter which task is preempted. All
other approaches also consider the preempted task. Thus, we have to
extend the set aff(i, j) of tasks that can affect the response of task τi and
may be preempted by task τj . Without accesses to a shared resource,
aff(i, j) is defined as the set of tasks with priority lower than τj and higher
than or equal to τi: aff(i, j) = lp(j)∩ hep(i). In case we allow accesses to
shared resources, we also have to consider tasks with priority lower than
τi that share a resource res guarded by a semaphore Sres with ceiling
priority C(Sres) higher than or equal to τi but lower than τj (as we are
only interested in tasks that may be preempted by τj). The set of these
tasks is denoted by b(i, j) and defined as follows:
b(i, j) = {l | ∃csl,res : l ∈ lp(i) ∧ C(Sres) ∈ aff(i, j)} (8.26)
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where res is a resource, csl,res a critical section of task τl accessing res
and Sres the guarding semaphore. Using Equation (8.26), we can define
the extended set of affecting tasks affb(i, j) that includes the preemption
cost during task blocking:
affb(i, j) = (lp(j) ∩ hep(i)) ∪ b(i, j) (8.27)
Regarding the example from Figure 8.7, we see that response time analyses
using UCB-Only (8.5), UCB-Union (8.11), and ECB-Union (8.18) now
consider also the preemption cost of τ1 preempting τ3 for the computation
of R2.
For the multiset approaches (8.24), (8.22) and (8.23), it remains to
discuss how often jobs of the blocking task may contribute to the response
time. Let τh be the task blocking task τi. The priority ceiling protocol
as well as the stack resource protocol ensure that each task is blocked at
most once by a task of lower priority. Hence, at most one job of τh needs
to be considered. Furthermore, we can bound the number of jobs of τj
during blocking access of τh by Ej(Ri).
Mb =
⋃
k∈aff(i,j)
 ⋃
Ej(Rk)Ek(Ri)
Costk,j
 ∪ ⋃
k∈b(i,j)
 ⋃
Ej(Ri)
Costk,j

(8.28)
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Chapter 9
Evaluation
It doesn’t matter how beautiful your
theory is, it doesn’t matter how
smart you are. If it doesn’t agree
with experiment, it’s wrong.
Richard P. Feynman (1918 - 1988)
In this chapter we evaluate the precision of the methods and analyses
presented in this thesis. We compare the DC-UCBs analysis against the
original concept, the resilience analysis against the simple combination
of UCBs and ECBs (and against the unsound CRPD bound of [86]) and
also the different CRPD-aware response time analyses against each other.
We start with a discussion of the target architecture (ARM7) and the
set of benchmarks (Mälardalen Benchmark suite, Papabench).
9.1. Target Architecture
We use an ARM7 processor1. The ARM7 is a simple, low cost 32-bit
RISC architecture. It is used in a wide area of embedded systems such as
cell phones, game consoles, pocket calculators but also in environments
with hard real-time constraints such as in the automotive industry. It
features a three stage pipeline (fetch, decode and execute).
1http://www.arm.com/products/CPUs/families/ARM7Family.html
111
9. Evaluation
Note that ARM7 does not refer to one specific processor but to a
family of processor designs (of which ARM7-TDMI is probably the most
important) that can be licensed by semiconductor companies. ARM
processor thus exist in different variation and with different caches. We
assume a frequency of 100 MHz and memory latency of 8µs. We have
selected three cache configurations as depicted in Table 9.1. As only
benchmarks of limited sizes are available, we have also selected small
caches of 4kB and 8kB size. For the sake of simplicity, we consider
Table 9.1.: Selected cache configurations
Cache Type Sets Line Size Total Size
Config 1: direct-mapped 256 16 Byte 4kB
Config 2: 4-way LRU 64 16 Byte 4kB
Config 3: 8-way LRU 64 16 Byte 8kB
instruction caches only and assume perfect data caches, i.e., each data
access is served in 1 cycle. Although this assumption is unrealistic, it
allows to take precise information into account. For instance, the set of
ECBs is determined by the code size and does not require any further
analysis and the effective address of each memory access is static. We
furthermore assume that the remaining context switch costs, i.e., pipeline
and scheduler related costs are subsumed in the execution time bound of
each task. Due to its simple structure, the ARM7 is considered timing
anomaly free [98]. Cache-miss penalty is thus determined solely by the
memory latency.
9.2. Benchmarks
The Mälardalen Benchmark Suite [34] is a set of 32 benchmarks dedicated
to the evaluation of WCET tools. It can be considered the standard
benchmark suite for timing analyses. It consists of various test programs
and covers a wide range of different programs especially designed for
embedded systems. Table 9.2 presents a subset of the Mälardalen bench-
mark suite with a short description of the tasks (according to [34]), code
sizes and execution time bounds. Note that the timing bounds are valid
for each cache configuration. Due to the limited sizes of the benchmarks,
no intra-task cache eviction occurs. In fact all but one benchmark com-
pletely fit into a cache of size 4kB. These programs however do not form
a meaningful task set. We therefore also included PapaBench [65], a set
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Table 9.2.: Mälardalen Benchmark Suite
Task Description Code Size WCET
minmax Derives min/max of set of integers 608B 298µs
insertsort Insertion sort on array of size 10. 384B 223µs
fibcall Iterative Fibonacci calculation). 256B 117µs
fac Non-recursive Faculty Computation 256B 67µs
bs Binary search (array of size 15). 320B 1.46ms
bsort100 Bubblesort program. 544B 11.3ms
ns Test for deeply nested loops 576B 637µs
matmult Matrix multiplication (20x20). 864B 8.5ms
fir Finite impulse response filter. 928B 465µs
crc Cyclic redundancy check . 1216B 2.7ms
select Selects Nth largest number. 1280B 757µs
qsort-exam Non-recursive quick sort algorithm. 1440B 800µs
sqrt Square root by Taylor series. 3680B 2.1ms
qurt Computation of quadr. equations. 4160B 2.9ms
of benchmarks based on a real-time application, the control software of
an unmanned aircraft vehicle. It consists of a set of tasks distributed
statically over two processors (MCU0 and MCU1) and executed either in
manual or automatic flight control mode. For the evaluation, we have
selected the largest of the possible configurations of PapaBench bench-
marks, i.e., tasks in manual mode on MCU0. Table 9.3 presents a short
description of these tasks, the periods of the tasks (according to [65]),
code size and execution time bound. Again, timing bounds are valid for
each cache configuration (due to the limited sizes of the benchmarks). All
benchmarks have been compiled using the gcc arm cross-compiler2. The
execution time bounds have been derived by the aiT timing analyzer3
for ARM7. The ARM-Processor has no floating point unit, floating
point arithmetic is instead implemented in software. Tasks that rely on
such computations, squrt for instance, require library functions and thus
have an increased code size.
9.3. DC-UCB Analysis
We start the evaluation with the analysis of the preempting task and
identify the improvement of the DC-UCB analysis compared to the
original definition of useful cache blocks [49]. The results of the DC-UCB
analysis strongly depend on the precision of the cache analysis. If no
2http://www.gnuarm.com/
3http://www.absint.com/
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Table 9.3.: Papabench Benchmark Suite (Processor MCU0, Automatic
Mode)
Task Description Period Priority Code Size WCET
I5 interrupt_spi_1 50ms 1 304B 129µs
I6 interrupt_spi_2 50ms 2 144B 68µs
T12 stabilization 50ms 3 2976B 3.2ms
I4 interrupt_modem 100ms 4 288B 148µs
T11 reporting_task 100ms 5 5360B 5.9ms
T10 receive_gps_data 250ms 6 3008B 3ms
T7 link_fbw_send 250ms 7 192B 105µs
T6 climb_control 250ms 8 3296B 3.4ms
T5 altitude_control 250ms 9 1232B 826µs
memory accesses can be classified as always hit, the set of DC-UCBs will
be empty. To avoid such an unfair comparison, we have employed virtual
inlining and loop unrolling to improve the precision of the cache analysis.
Figure 9.1 and Figure 9.2 show the maximal number of UCBs/DC-UCBs
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Figure 9.1.: Maximal number of UCBs/DC-UCBs; Mälardalen Bench-
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at some program point of each task. Note that results are the same for
all cache configurations as no intra-task cache eviction occurs.
In general, the number of UCBs and DC-UCBs strongly depend on the
effectiveness of the temporal locality of a cache and thus, on the structure
of the tasks: multiple function invocations and loop structures result in a
high number of UCBs. Straight-line code on which each instruction is
executed at most once results in a low number of UCBs. While nearly
all tasks from Mälardalen Benchmark suite contain loops, only 3 of the
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9 tasks from PapaBench do. This explains the stronger variation of the
results for PapaBench and the low number of UCBs for some tasks.
The original concept of useful cache blocks is highly pessimistic, es-
pecially for larger tasks that spent considerable execution time in loops
(squrt, qurt and T10, T12 ). The concept of definitely-cached useful cache
blocks reduces the bounds by up to 80%. Improvement decreases as
the overall number of useful cache blocks decrease. Note that due to
spatial locality, i.e., cache line size larger than instruction size, nearly
each memory block is useful at some point in the task.
9.4. Resilience Analysis
Figure 9.1 and Figure 9.2 show the preemption costs only considering
the preempted task. We now combine these bounds with the effect of
the preempting task and evaluate the precision of the different methods.
We therefore compare the resilience analysis to the bounds on the cache-
related preemption delay based on i) the set of UCB (Equation (5.2)), ii)
the simple combination of UCBs and ECBs (Equation (7.2)) and iii) the
unsound combination by Tan and Mooney (Equation (5.9)). Note that
all results are based on the set of definitely cached UCBs.
In our first setting, we use benchmarks from the Mälardalen benchmark
suite to evaluate the precision of the different methods in case of a single
preemption. We have selected fibcall (smallest number of ECBs) and
qurt (highest number of ECBs) as the preempting tasks. Figure 9.3
shows the results. If tasks are preempted by fibcall, resilience analysis
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Figure 9.4.: Bound on the number of additional misses; PapaBench
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is able to prove in all but two cases (sqrt and qurt) that no additional
misses occur. All other analyses are more pessimistic. Only for qurt,
Tan’s analysis derives a smaller but possibly optimistic bound than the
bound derived by the resilience analysis. In this scenario, the results are
independent of the associativity, i.e., results do not vary when changing
the associativity from 4 to 8. Tasks qurt evicts more useful cache block
and thus, preemption by task qurt results in higher values. Only the
resilience analysis benefits from a higher associativity (see for instance
select and qsortexam). Results of the other analyses do not change, while
the bound on the number of additional misses based on the resilience
analysis drops from 31 to 2 (select) and from 36 to 5 (qsortexam).
In the second setting, we assume that I5, resp. T12, preempts any task
with lower priority. Figure 9.3 shows the result. We can draw similar
conclusion from this scenario. Resilience analysis substantially improves
the bounds on the number of additional misses. For instance, resilience
analysis derives a bound of 10 additional misses for task T5 and cache
configuration 2. All other analyses assume that all UCBs (20) are evicted.
Results improve even further for cache configuration 3; resilience analysis
is able to prove that no additional misses occur whereas bounds of the
other analysis do not change.
9.5. CRPD Aware Scheduling Analysis
As the Mälardalen benchmarks do not form a meaningful task set, we
evaluate the precision of the various CRPD-aware response time analyses
for the PapaBench benchmark suite and for randomly generated task sets.
We have derived the response times for each task and each cache configu-
ration based on the different analyses presented in Chapter 8. Bounds on
the response time of task T10 and T5 for the different approaches and
different cache configurations are shown in Figure 9.5. Due to the low
processor utilization of the task set, only very few distinct preemption
scenarios can occur and each task preempts a lower priority task at most
once. Hence, the multiset approaches result in the same response time
as their basic counterparts. We have therefore omitted theses results in
the graph. Despite the low processor utilization and the limited num-
ber of UCBs (compared to Mälardalen Benchmarks), preemption cost
increase the response time by up to 10% (compared to response time
ignoring preemption cost). In all cases, ECB-Union performs best and,
if applicable, resilience analysis improves the results even further. The
resilience analysis is also the only analysis that benefits from an increased
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associativity.
The lowest bounds are given for cache configuration 1: in case of direct-
mapped caches, one ECB evicts at most one useful cache block whereas
in case of an k-associative cache, up to k additional misses may occur.
9.5.1. Randomly Generated Task Sets
In addition to the evaluation based on the concrete set, we also evaluated
the precision of the different scheduling analyses based on a large number
of randomly generated task sets with varying cache configurations and
varying task-set parameters. The task sets were generated using the
following setting:
• Default number of tasks was 10.
• Task utilizations were randomly generated (according to a uniform
distribution using the UUnifast [16] algorithm).
• Task periods were generated according to a log-uniform distribution
(minimal possible period of 5ms and maximal possible period of
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500ms as common in automotive and aerospace hard real-time
applications).
• Task execution times were set according to the generated utilization
and period: Ci = Ui · Ti.
• Implicit task deadlines, i.e., Di = Ti. Note that results for con-
strained deadlines, i.e., Di ∈ [2Ci;TI ] are similar (with fewer task
sets deemed schedulable by all approaches).
• Priorities were assigned in deadline monotonic order.
We have selected cache configuration 1, i.e., direct-mapped cache with
256 cache sets. Preemption costs were generated using the following
parameters (default values given in parentheses):
• The cache-miss penalty (CRT = 8µs).
• Cache usage (of each task in isolation), i.e., the number of ECBs,
was generated using the UUnifast [16] algorithm (assuming a total
cache utilization CU = 10). In such a case, UUnifast may produce
values larger than 1 which means a task fills the whole cache. We
assumed the ECBs of each task to be consecutively arranged starting
at a random cache set s ∈ [0;S−1], i.e., from s to s+ |ECB| mod S
(where S is the number of cache sets).
• Number of UCBs for each task was generated according to a uniform
distribution ranging from 0 to the number of ECBs times a reuse
factor: [0, RF · |ECB|]. The factor RF (= 30) can be adapted
to resemble different types of applications (for instance from data
oriented applications usually with little reuse to control-based ap-
plications with heavy cache reuse).
Staschulat’s approach relies on the assumption that for the i-th preemption
only the i-th highest number of UCBs has to be considered. To mimic
such a reduction, we assumed that the number of UCBs decrease by one
per preemption. The UCB computation for the benchmarks and other
measurements [14] indicate that only for very high number of preemptions,
a reduced number of UCBs can be assumed. Hence, reducing the number
of UCBs by one per preemption must be considered optimistic and in
favor of Staschulat’s approach (Equation (8.17)).
In each experiment, we have varied the task-set utilization (ignoring
preemption cost) from 0.025 to 0.975 in steps of 0.025 and generated 1000
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task sets for each utilization value. Schedulability of those task set was
then determined using the different CRPD aware response time analyses.
All graphs show the results of each approach except for the resilience-
based analyses. In this section, we are only interested in the improvement
due to improved response time analyses, not due to different CRPD
analyses (therefore also cache configuration 1). We also added a necessary
schedulability test by means of simulation. We simulated execution of
tasks starting from near simultaneous release, i.e., task were released
in order of priority with lowest priority first to increase the number of
preemptions. The task set was deemed unschedulable if at least one
task misses its deadline. This results in an upper bound on the task set
schedulability including preemption cost.
Base Configurations
The results for the base configurations is depicted in Figure 9.6. For low
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Figure 9.6.: Evaluation of the base configuration. Number of task sets
deemed schedulable at the different total utilizations.
utilizations, all methods except ECB-Only and Staschulat’s approach
deem most task sets schedulable whereas for high utilizations, nearly all
task sets are deemed unschedulable by all approaches. For utilizations
from 0.4 to 0.8, ECB-Union and the new multiset approaches strongly
improve upon previous methods by about 20%. Note that the task
utilizations do not include preemption cost.
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Varying Parameter
This section evaluates the sensitivity of the response time analyses to a
variation of the parameters. We have fixed all parameters (to the values
of the base configuration) except one and varied the remaining parameter.
We used the weighted schedulability measure Wy(p) [10] to show the
variation of the results. The weighted schedulability measure Wy(p) [10]
for schedulability test y is a function of a parameter p. It combines the
data for all task sets generated for a specific value of p weighted by the
utilization of each task set. Let Sy(τ, p) be the binary result (1 or 0) of
schedulability test y for a task set τ and parameter value p then:
Wy(p) = (
∑
∀τ
u(τ) · Sy(τ, p))/
∑
∀τ
u(τ) (9.1)
where u(τ) is the utilization of task set τ . We present results for varying
cache utilization, cache reuse and number of tasks as those are the
predominant parameters.
Cache Utilization has the strongest impact on the total cache-related
preemption delay. The two extremes are i) all tasks fit into the cache, i.e.,
cache utilization is less than one and ii) each tasks completely fills the
cache. In the first case, no additional misses due to preemption occur,
and in the second case, the overall preemption delay solely depends on
the number of UCBs, i.e., the cache reuse factor. Figure 9.7 shows the
weighted schedulability measure for each approach as a function of the
cache utilization. At a low cache utilization, only very few UCBs are
evicted as the set of ECBs of each task is low. We observe that the
UCB-Union (that computes an upper bound on the number of UCBs) is
less pessimistic than the ECB-Union approach. With increasing cache
utilization, results of the ECB-Union approach improve and finally out-
perform the UCB-Union approach: As each task uses a larger proportion
of the cache, it proves beneficial to consider the precise set of UCB and
bounding the set of ECBs (as done by ECB-Union), instead of using the
precise number of ECBs and bound the number of possibly evicted UCBs
(UCB-Union). The Multiset approaches perform significantly better than
the basic counterparts (except for Staschulat’s approach), but show a sim-
ilar dependency with respect to a change of the cache utilization. Results
of ECB-Union Multiset improve (and finally outperform) UCB-Union
Multiset approach as the cache-utlization increases.
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Cache-Reuse influences the overall preemption delay in a similar way
as the cache-utlization. If no blocks are reused, i.e., the set of UCB is
empty for each task, no additional misses due to preemption occur. If all
blocks are reused, the preemption delay solely depends on the number
of ECBs. Figure 9.8 shows the weighted schedulability measure for each
approach as a function of the reuse factor. At a low reuse factor, only
very few cache blocks are useful. Considering the precise number of useful
cache blocks proves beneficial in this situation and hence, ECB-Union
outperforms UCB-Union. The opposite applies with an increased cache
utilization. Again, the Multiset counterparts show the same behavior
than the basic approaches. As the cache-reuse only affects the number of
UCBs, the performance of the ECB-only approach is constant.
Number of Tasks also influences the overall schedulability. As the num-
ber of tasks increase, also the number of preemptions and so, the overall
preemption cost increase. See Figure 9.9 for the weighted schedulability.
Especially Staschulat’s approach shows a very strong performance degra-
dation as more jobs need to be considered. Note that the improvement
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Figure 9.8.: Weighted schedulability measure; varying reuse factor from
0% to 100%, in steps of 10%.
of UCB-Union with respect to ECB-Union can be explained by the cache
utilization. We have seen that UCB-Union performs best in case of low
cache utilization (See Figure 9.7). As we have fixed the cache-utilization
but increased the number of tasks, it becomes less likely that ECBs map
to the UCBs of the preempting tasks. This resembles a situation with
lower cache utilization.
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Chapter 10
Conclusions
Science is like sex: sometimes
something useful comes out, but that
is not the reason we are doing it.
Richard P. Feynman (1918 - 1988)
In preemptively scheduled systems with caches, the traditional interface
between timing analysis and scheduling analysis must be considered
outdated. The cache-related preemption delay may substantially prolong
a task’s execution time and influence the system’s performance. Ignoring
the CRPD is not an option, subsuming CRPD within the execution time
bound is imprecise.
10.1. Summary of Contributions
This thesis presents a formal definition of the cache-related preemption
delay, (including an analysis of the limitations of a separate CRPD
computation), analyses to bound the CRPD (for direct-mapped caches,
for LRU caches, based on preempted task and preempting task), and
shows how to correctly account for the CRPD in schedulability analysis
for fixed-priority preemptive systems. Evaluation has shown that the new
methods strongly improve upon former approaches.
The cache miss penalty is unbounded for processors with timing anoma-
lies and domino effects, the number of additional misses due to a single
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preemption is unbounded in case of FIFO and PLRU caches. Hence,
a separate CRPD computation is only applicable to timing composable
architecture or compositional architectures with constant-bounded effect
and direct-mapped or LRU caches.
The concept of definitely-cached useful cache blocks removes substantial
pessimism caused by double-counting of potential cache misses. Instead
of deriving absolute bounds on the preemption cost, it suffices to consider
the over-approximation of a preceding timing analysis and to derive a
bound on the number of additional misses with respect to the worst-case
execution time bound.
To improve the CRPD bounds, the effect of the preempting task can be
taken into account. This, however, contains several pitfalls: the number
of cache sets used by the preempting task is not a valid bound on the
number of additional misses due to preemption in case of set-associative
caches. We have corrected prior optimistic bounds and introduced in this
thesis the concept of resilience of a useful cache block. The resilience is a
measure for the disturbance of a preempting task a useful cache block of
the preempted task may survive.
CRPD aware response time analysis needs to correctly account for
nested preemption. This is comparably simple if one focuses on one side
only, i.e., only on the preempting or alternatively only on the preempted
task. To incorporate both sides and thus to include precise CRPD bounds,
one can either consider the precise effect of the preempting task and upper
bound the impact to all preempted tasks (UCB-Union [86]) or consider
the precise impact on a preempting task and upper bound the effect of all
possibly preempting tasks (ECB-Union). These analyses can be improved
even further by considering the total effect of a preempting task on the
response time of another task and not just by assigning each job of the
preempting task a preemption delay (multiset approaches). Last but
not least, we have shown how to extend the CRPD-aware response time
analyses to systems with mutual exclusive access to shared resources.
Each of the new methods presented in this thesis strongly improve upon
prior analysis. Furthermore, we have proven the correctness of the CRPD
bounds based on definitively-cached useful cache blocks and resilience.
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10.2. Future Work
Despite the undeniable impact of the cache-related preemption delay to
the overall performance of preemptively scheduled systems, most research
still abstracts from this low-level behavior and assumes a single execution
time bound. It remains to determine how pessimistic this assumption is
and how results may change when considering preemption delays. Some
scheduling schemes such as deferred preemption, preemption thresholds
or FP-FIFO scheduling may not only allow for a precise integration, but
also for an minimization of the preemption cost. An optimal selection of
preemption points or priority levels can reduce the preemption overhead
and thus increase the schedulability of such systems.
Cache partitioning, cache locking or scratchpads can be alternatives
to standard caches as assumed in this thesis. A comparison of these
methods may give a system designer valuable information about which
implementation to use in case of preemptive scheduling. Also different
cache layout techniques influence the preemption cost. Finding an optimal
or at least near-optimal layout promises to improve the schedulability.
10.3. Conclusions
For hard real-time systems, preemptive scheduling is not only an optional
design choice but often unavoidable. For instance, tasks may miss dead-
lines if scheduled non-preemptively or system interrupts are required and
can not be disabled. A correct and sound computation of the context
switch cost and the cache-related preemption delay is thus a prerequisite
for static timing analysis of preemptively scheduled systems with caches.
For any practical use, however, CRPD bounds must not only be sound
but also precise. Strongly underutilized systems are a waste of resource
and may lead to unacceptable hardware costs. As we have accomplished
to determine provably sound and precise CRPD bounds, the applicability
of static timing analysis has been extended to preemptively scheduled
systems.
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Appendix A
UCB Analysis
The set of UCBs at program point p is the set of memory blocks cached
at p and reused at a program point p′ later than p. To compute this set,
we split all paths through p in two sets: a set of paths starting in p and a
set of paths emanating from p.
Concrete Semantics
The first set is given by the path-based forwards collecting semantics:
Coll→Π : V → 2Π
Coll→Π (p) = {pi | pi ∈ Π ∧ pi = [ps, . . . , p]} (A.1)
while the latter set is given by the path-based backwards collecting
semantics:
Coll←Π : V → 2Π
Coll←Π (p) = {pi | pi ∈ Π ∧ pi = [p, . . . , pn]} (A.2)
with the concrete transformer tf←/→C :
tf
←/→
C : V → (2Π → 2Π)
tf→C (p)(S) := {pi · p | pi ∈ S} (A.3)
and
tf←C (p)(S) := {p · pi | pi ∈ S} (A.4)
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that appends/prepends a program point to all path of the incoming flow
information. To extract the set of UCBs from the collecting path-based
semantics, we need two auxiliary functions.
âge←/→ : Π→ Age
The function âge← counts all different elements on path pi backwards
(i.e., starting at the last program point in p) to the last access to m. In
case no such access exists, it returns ∞:
âge←(pi)(m) =

|⋃j<i ](pj)| if pi = [p1, . . . , pi] · pi′ ∧ ](pi) = m
∧∀j ∈ {1, . . . , i− 1} : ](pj) 6= m
∞ pi = [p1, . . . , pn]
∧∀j ∈ {1, . . . , n} : ](pj) 6= m
(A.5)
Conversely, âge→ counts all memory blocks on path pi forwards to the
first next access to m and returns ∞ if no such access exists. Note that
this implementation implicitly assumes an initially empty cache.
âge→(pi)(m) =

|⋃j>i ](pj)| if pi = pi · [pi, . . . , pn] · pi′ ∧ ](pi) = m
∧∀j ∈ {1, . . . , i− 1} : ](pj) 6= m
∞ pi = [p1, . . . , pn]
∧∀j ∈ {1, . . . , n} : ](pj) 6= m
(A.6)
We refer to âge(pi)(m) as the concrete age of m on path pi.
The set of UCBs at program point p is then bounded by the set of all
blocks for which the number of accesses to distinct blocks at least on one
path to p and at least on one path from p is less than K:
UCB(p) ⊆ {m | ∃pi1 ∈ Coll←Π : âge(pi1)(m)← < K
∧ ∃pi2 ∈ Coll→Π : âge(pi2)(m)→} (A.7)
Note that this is a true superset of the set of UCBs at p as Equation (A.7)
may also subsume spurious paths.
Abstract Domain
In the following, we omit the direction of the analysis, as forward and
backward analyses are equivalent.
Instead of computing all paths to/from p and then extracting the set
of UCBs, we directly bound for each memory block m the number of
different memory blocks accessed since last access/until next access to
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m. As soon as an element reaches an age K or larger, we do not to keep
track of its precise age anymore. In fact, the UCB analysis can be seen
as a forward and backward may-cache analysis (see Chapter 3.3):
tf : V → (Age→ Age)
tf(p)(age) :=
λm.

0 m = ](p)
age(m) age(m) > age(](p))
age(m) + 1 age(m) ≤ age(](p)) ∧ age(m) < K − 1
∞ otherwise
(A.8)
Also v and ⊔ are defined according to the may-cache analysis:
age1 v age⇔ ∀m ∈M : age1(m) ≥ age2(m) (A.9)
age
⊔
age = λm.min(age1(m), age2(m)) (A.10)
UCB(p) ⊆ {m | ∃pi1 ∈ Coll←Π : âge(pi1)(m)← < K
∧ ∃pi2 ∈ Coll→Π : âge(pi2)(m)→}
⊆ {m | age←p (m) < K ∧ age→p (m)} (A.11)
where age←p (m) denotes the computed forward and age→p (m) the backward
age of m at program point p.
Concretization/Abstraction
The set of paths represented by an abstract state is the set of paths that
respect the age bounds for each memory block. As we are aiming for an
over-approximation of the set of UCBs, we compute lower bounds on the
ages:
γ(age) = {pi | ∀m ∈M : age(m) ≤ âge(pi)(m)} (A.12)
Conversely, the abstract age-bound of a memory block is given by the
least concrete age of this block on any path:
α(S) = λm.min{|âge(pi)(m)| | pi ∈ S} (A.13)
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Theorems and Proofs
Theorem A.1 (Monotonicity)
The abstract transformer of the UCB analysis tf is monotone, i.e.,
∀p ∈ V : ∀age1, age2 ∈ Age : age1 v age2 ⇒ tf(p)(age1) v tf(p)(age2)
Proof (Monotonicity (Theorem A.1))
Let p ∈ V and m ∈ M be arbitrary and m′ be the accessed element at
program point p. We know that for each memory block, the age bound
age1(m) is at the least age bound age2(m), i.e.
∀m ∈M : age1(m) ≥ age2(m)
We prove Theorem A.1 using case distinction on age1(m).
m = m′ In this case, both age bounds are set to zero, hence:
tf(p)(age1) = 0 = tf(p)(age2)
age1(m) =∞ Since m 6= m′, we can conclude that tf(p)(age1) = ∞.
Hence,
tf(p)(age1) =∞ ≥ tf(p)(age2)
age1(m) > age2(m) We know that m is not accessed by p and age1(m) is
finite. As age2(m) is also finite, we can conclude that the abstract
transformer increases the age bound at most by one:
tf(p)(age2) ≤ age2(m) + 1 = tf(p)(age1)
age1(m) = age2(m) If both age bounds are the same, we use a case dis-
tinction on the age bound of m′ (given that age1(m′) ≥ age2(m′):
age1(m′) = age2(m′) As the age bounds age1 and age2 are equal in
both cases m and m′, the abstract transformer also results in
equal age bounds for m:
tf(p)(age1) = tf(p)(age2)
age1(m′) > age2(m′) In this case, we can conclude that the ab-
stract transformer only increases the age bound age2, if also
age1 is increased. I.e. if age2(m) ≥ age2(m′) holds, so does
age1(m) ≥ age1(m′), and hence:
tf(p)(age1) ≥ tf(p)(age2)
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Theorem A.2 (Local Consistency)
The abstract transformer tf and the concrete transformer tfC are locally
consistent, i.e.,
∀age ∈ Age : ∀p ∈ V : (tfC(p))(γ(age)) ⊆ γ((tf(p))(age))
Proof (Local Consistency (Theorem A.2))
We prove Theorem A.2 by contradiction. Note that we only prove the
forward direction. The proof for the backward analysis is equivalent.
Assume
∃age ∈ Age : ∃p ∈ V : (tfC(p))(γ(S)) * γ((tf(p))(S))
Let pi be a path in tfC(p))(γ(S)) not contained in γ((tf(p))(S)) and m′
be the element accessed at p: As tfC(p) only append p to all paths, we
can conclude that path pi can be written as pi = pˆi · p with pˆi ∈ γ(S).
Furthermore, we know by the construction of γ:
∀m ∈M : âge(pˆi)(m) ≥ age(m)
As pi /∈ γ((tf(p))(age)), we know that exists a memory block m, such that
âge(pi)(m) < (tf(p)(age))(m). We use a case distinction on m and its
concrete age:
m = m′ By construction of the abstract transformer, we can conclude
that
âge(pi)(m) = 0 = (tf(p)(age))(m)
âge(pi)(m) =∞ As the concrete age is ∞, the abstract age bound can
not be larger, and so:
âge(pi)(m) ≥ (tf(p)(age))(m)
âge(pˆi)(m) ≤ âge(pˆi,m′) In this case, the concrete age of m on path pi
is increased by one compared to the concrete age on pˆi. Since
âge(pˆi)(m) ≥ age(m) and also the abstract age is increased by at
most one, we know:
âge(pi)(m) ≥ (tf(p)(age))(m)
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âge(pˆi)(m) > âge(pˆi,m′) The abstract transformer increases the age bound
of m, only if age(m) ≤ age(m′) holds. This, however, can only hold
if âge(pˆi)(m) > age(m). Hence,
âge(pi)(m) ≥ (tf(p)(age))(m)

Theorem A.3 (Soundness of the Abstraction)
∀S ∈ 2Π : S v γ(α(S))
Proof (Soundness of the Abstraction (Theorem A.3))
We prove Theorem A.3 by contradiction. Note that we only prove the
forward direction. The proof for the backward analysis is equivalent.
Assume there exists a path pi ∈ S such that pi /∈ γ(α(S)). Hence, there
must a memory block m such that the concrete age âge(pi)(m) is less then
(α(S))(m). This, however, is not possible as pi ∈ S and (α(S))(m) =
min{âge(pˆi)(m) | pˆi ∈ S}. 
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Proofs
B.1. DC-UCB Analysis
Proof (Monotonicity (Theorem 6.3))
We prove Theorem 6.3 using case distinction on the classification of the
accessed element. We know that a ⊆ b:
Case 1 (](p) = ⊥)
tf(p)(a) = a
⊆ b
= tf(p)(b)
Case 2 (Classify(](p), p) = ah)
tf(p)(a) = a ∪ {](p)}
⊆ b ∪ {](p)}
= tf(p)(b)
Case 3 (Classify(](p), p) 6= ah)
tf(p)(a) = a \ {](p)}
⊆ b \ {](p)}
= tf(p)(b)
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
Proof (Local Consistency (Theorem 6.4))
We prove Theorem 6.4 by contradiction. Assume for a set S ∈ 2M and a
program point p ∈ V
(tfC(p))(γ(S)) 6⊆ γ((tf(p))(S))
Let pi ∈ Π be a path with
pi ∈ (tfC(p))(γ(S))
and
pi /∈ γ((tf(p))(S))
We now perform a case distinction on the memory reference of p.
Case 1 (](p) = ⊥) As p has no memory reference, a path pi satisfies
Els(pi,m) for a memory block m if and only if it also satisfies
Els(p · pi,m) with p prepended. Hence,
(tfC(p))(γ(S)) = γ(S)
Abstract transformer only updates the control flow information in
case of a memory reference. Hence
(tf(p))(S) = S ∧ γ((tf(p))(S)) = γ(S)
and thus,
(tfC(p))(γ(S)) ⊆ γ((tf(p))(S))
Case 2 (Classify(](p), p) = ah) Let m be the memory reference at p, i.e.,
m = ](p). We know that
tf(p)(S) = S ∪ {m}
and Els now holds for memory block m on each path pi with p
prepended, i.e.,
∀pi : Els(p · pi,m)
while Els retains its value for all other memory blocks
∀n 6= m : Els(p · pi, n) = Els(pi, n)
Assume there is a path
pˆi ∈ (tfC(p))(γ(S)) ∧ pˆi /∈ γ((tf(p))(S))
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pˆi /∈ γ((tf(p))(S))
⇒pˆi /∈ γ(S ∪ {m})
⇒∃n ∈M \ (S ∪ {m}) : Els(pˆi, n)
⇒∃n ∈M \ (S ∪ {m}) : Els(p · pi, n)
⇒∃n ∈M \ (S ∪ {m}) : Els(pi, n)
This contradicts the assumption as
pi ∈ γ(S)
and
∀n 6= m : Els(p · pi, n) = Els(pi, n)
Case 3 (Classify(](p), p) 6= ah) Let m be the memory reference at p, i.e.,
m = ](p). We know that
tf(p)(S) = S \ {m}
and Els now does not hold for memory block m on any path pi with
p prepended, i.e.,
∀pi : ¬Els(p · pi,m)
while Els retains its value for all other memory blocks
∀n 6= m : Els(p · pi, n) = Els(pi, n)
Assume there is a path
pˆi ∈ (tfC(p))(γ(S)) ∧ pˆi /∈ γ((tf(p))(S))
pˆi /∈ γ((tf(p))(S))
⇒pˆi /∈ γ(S \ {m})
⇒∃n ∈M \ (S \ {m}) : Els(pˆi, n)
⇒∃n ∈M \ (S \ {m}) : Els(p · pi, n)
⇒∃n ∈M \ (S \ {m}) : Els(pi, n)
This contradicts the assumption since pi ∈ γ(S), ∀n 6= m : Els(p ·
pi, n) = Els(pi, n) and ∀pi : ¬Els(p · pi,m).
As each case of the (exhaustive) case-distinction leads to a contradiction
to the assumption, we have proven the assumption wrong. 
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Proof (Soundness of the Abstraction(Theorem 6.5))
We prove the theorem by contradiction. Assume there is an arbitrary
path pˆi ∈ S with pˆi /∈ γ(α(S)). As pˆi is not in γ(α(S)), we can conclude
that there exists a memory block m for which Els(pˆi,m) holds (i.e., m is
a DC-UCB on path pˆi) that is not contained in the abstraction α(S):
∃m /∈ α(S) : Els(pi,m)
By the definition of α, however, we know that m is contained in α(S) if
there is a path for which Els(pi,m) holds. Since pˆi ∈ S and Els(pˆi,m), we
can conclude that the assumption was wrong. 
B.2. Resilience
Proof (Monotonicity (Theorem 7.3))
As the transformer of resilience analysis tf res using the transformer on
the constrained age tf ca and on the unconstrained ages tfua, we will
prove the monotonicity of tf ca and tfua separately.
Unconstrained Age Let p ∈ V and m ∈M be arbitrary and m′ be the
accessed element at program point p. We know that for each memory
block, the age bound ua1(m) is at the least age bound ua2(m), i.e.,
∀m ∈M : ua1(m) ≥ ua2(m)
We prove the monotonicity of tfua using case distinction on ua1(m).
m = m′ In this case, both age bounds are set to zero, hence:
tfua(p)(ua1) = 0 = tfua(p)(ua2)
ua1(m) =∞ Since m 6= m′, we can conclude that tfua(p)(ua1) = ∞.
Hence,
tfua(p)(ua1) =∞ ≥ tfua(p)(ua2)
ua1(m) > ua2(m) We know that m is not accessed by p and ua1(m) is
finite. As ua2(m) is also finite, we can conclude that the abstract
transformer increases the age bound at most by one:
tfua(p)(ua2) ≤ ua2(m) + 1 = tfua(p)(ua1)
ua1(m) = ua2(m) If both age bounds are the same, we use a case distinc-
tion on the age bound of m′ (given that ua1(m′) ≥ ua2(m′):
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ua1(m
′) = ua2(m′) As the age bounds ua1 and ua2 are equal in
both cases m and m′, also the abstract transformer results in
equal age bounds for m:
tfua(p)(ua1) = tfua(p)(ua2)
ua1(m
′) > ua2(m′) In this case, we can conclude that the abstract
transformer only increases the age bound ua2, if also ua1 is
increased. I.e., if ua2(m) ≥ ua2(m′) holds, so does ua1(m) ≥
ua1(m
′), and hence:
tfua(p)(ua1) ≥ tfua(p)(ua2)
Constrained Age Let p ∈ V and m ∈ M be arbitrary and m′ be the
accessed element at program point p. We know that for each memory
block, the unconstrained age bound ua1(m) is at the least unconstrained
age bound ua2(m), i.e.,
∀m ∈M : ua1(m) ≥ ua2(m)
and the constrained age bound ca1(m) is at the least unconstrained age
bound ca2(m), i.e.,
∀m ∈M : ca1(m) ≥ ca2(m)
We prove the monotonicity of tf ca using case distinction on ca1(m).
m = m′ ∨m′ /∈ UCB(p) In this case, both age bounds are set to zero,
hence:
tf ca(p)(ua1) = 0 = tf ca(p)(ua2)
ca1(m) > ca2(m) We know that m is not accessed by p and ua1(m) is
finite. As ca2(m) is also finite, we can conclude that the abstract
transformer increases the age bound at most by one:
tf ca(p)(ca2, ua2) ≤ ca2(m) + 1 = tf ca(p)(ca1, ua1)
ca1(m) = ca2(m) If both age bounds are the same, we use a case distinc-
tion on the unconstrained age bound of m′ (given that ua1(m′) ≥
ua2(m
′):
ua1(m
′) = ua2(m′) As the age bounds ua1 and ua2 are equal in
both cases m and m′, also the abstract transformer results in
equal age bounds for m:
tf ca(p)(ca1, ua1) = tf ca(p)(ca2, ua2)
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ua1(m
′) > ua2(m′) In this case, we can conclude that the abstract
transformer only increases the age bound ca2, if also ca1 is
increased. I.e., if ca2(m) ≥ ua2(m′) holds, so does ca1(m) ≥
ua1(m
′), and hence:
tf ca(p)(ca1, ua1) ≥ tf ca(p)(ca2, ua2)

Proof (Local Consistency (Theorem 7.4))
We prove local consistency of tf res by contradiction. Note that we only
prove the forward direction. The proof for the backward analysis is
equivalent. Assume a pair of ages (ua, ca) and a program point p ∈ V
such that
(tfC(p))(γ(S)) * γ((tf res(p))(ua, ca))
Let pi be a path such that
pi ∈ tfC(p))(γ(ua, ca)) ∧ pi /∈ γ((tf res(p))(ua, ca))
and m′ be the element accessed at p:
As tfC(p) only append p to all paths, we can conclude that path pi can
be written as pi = pˆi · p with pˆi ∈ γ(S). Furthermore, we know by the
construction of γ for the unconstrained ages
∀m ∈M : âge(pˆi)(m) ≥ ua(m)
and for the constrained ages:
∀m ∈M : m ∈ UCB(p)⇒ âge(pˆi)(m) ≥ ca(m)
As pi /∈ γ((tf res(p))(ua, ca)), we know that exists a memory block m, such
that
âge(pi)(m) > (tfua(p)(ua))(m)
∨ (âge(pi)(m) > (tf ca(p)(ca, ua))(m) ∧m ∈ UCB(p)) (B.1)
We use a case distinction on m and its concrete age:
m = m′ By construction of the abstract transformer, we can conclude
that
âge(pi)(m) = 0 = (tfua(p)(ua))(m) = (tf ca(p)(ca, ua))(m)
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âge(pˆi)(m) < âge(pˆi)(m′) In this case, the concrete age of m on path pi
is increased by one. The transformer tfua retains the bound of
m, only if ua(m) ≤ ua(m′) holds. This, however, can only hold
if âge(pˆi)(m) < ua(m). Hence, if the unconstrained bound is not
increased by one it was definitely larger than the concrete age. And
so:
âge(pi)(m) ≤ (tf(p)(age))(m)
If m ∈ UCB(pi) then also m ∈ UCB(pˆi) (as we know that m 6= m′).
Here, we can apply the same argumentation as for the unconstrained
age and conclude:
m ∈ UCB(p)⇒ âge(pi)(m) ≤ (tf ca(p)(ca, ua))(m)
âge(pˆi)(m) > âge(pˆi)(m′) In this case, the concrete age of m on path pi is
not increased. Hence,
âge(pi)(m) = âge(pˆi)(m) ≤ (tf(p)(age))(m)
If m ∈ UCB(pi) then also m ∈ UCB(pˆi) (as we know that m 6= m′)
and so:
m ∈ UCB(p)⇒ âge(pi)(m) ≤ (tf ca(p)(ca, ua))(m)
Note that the case distinction is exhaustive as
âge(pˆi)(m) = âge(pˆi)(m′)⇔ m = m′
This finishes the proof. 
Proof (Soundness of the Abstraction (Theorem 7.5))
We prove Theorem 7.5 by contradiction. Note that we only prove the
forward direction. The proof for the backward analysis is analog. Let
α(S) = (ua, ca). Assume there exists a path pi ∈ S such that pi /∈ γ(α(S)).
Hence, there must a memory block m such that the concrete age âge(pi)(m)
is larger then the unconstrained age ua(m) or m is useful on pi and the
concrete age âge(pi)(m) is larger then the constrained age ca(m) This,
however, is not possible as pi ∈ S and the unconstrained age ua(m) =
max{âge(pˆi)(m) | pˆi ∈ S} is defined as the maximal concrete age on any
path while the constrained age λm.max{âge(pi)(m) | (pi · p) ∈ S ∧m ∈
UCB(p))} is defined as the maximal concrete age on any path on which
m is useful. 
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